DSpace Repository

PARALLELIZATION OF VIDEO ENCODING ALGORITHMS ON MULTI-CORE PROCESSORS

Show simple item record

dc.contributor.author Parakh, Nityam
dc.date.accessioned 2014-11-28T11:16:34Z
dc.date.available 2014-11-28T11:16:34Z
dc.date.issued 2009
dc.identifier M.Tech en_US
dc.identifier.uri http://hdl.handle.net/123456789/11991
dc.guide Mittal, Ankush
dc.guide Niyogi, Rajdeep
dc.description.abstract Scope of high quality videos is not just limited to entertainment industry, but they are used widely in E-learning and health care applications. To reduce the space and bandwidth requirements of these videos MPEG standards are widely used. As the task of encoding videos in MPEG standards is computationally intensive and time consuming, it cannot be achieved in real time. In this thesis, we present parallel implementation of video encoding algorithms by using economical processing model i.e. multicore processors. In this work we have explained how the IBM Cell B. E. and NVidia CUDA architecture can be exploited to attain a fast video encoding system. In this thesis, we also explain various approaches that can be used to parallelize the MPEG encoder and address various problems faced during implementation. The encoder discussed using Cell B. E. is a real time MPEG encoder for a frame size up to 384 * 288. The encoding rate of the encoder is above 26 frames per seconds en_US
dc.language.iso en en_US
dc.subject ELECTRONICS AND COMPUTER ENGINEERING en_US
dc.subject PARALLELIZATION en_US
dc.subject VIDEO ENCODING en_US
dc.subject MULTI-CORE PROCESSORS en_US
dc.title PARALLELIZATION OF VIDEO ENCODING ALGORITHMS ON MULTI-CORE PROCESSORS en_US
dc.type M.Tech Dessertation en_US
dc.accession.number G14551 en_US


Files in this item

This item appears in the following Collection(s)

Show simple item record