


**ON THREE VARIABLE NOR/NAND LOGIC  
WHEN COMPLEMENTED LITERALS  
ARE NOT AVAILABLE**

*A Dissertation*  
*submitted in partial fulfilment*  
*of the requirements for the Degree*  
*of*  
**MASTER OF ENGINEERING**

*in*  
**ELECTRONICS & COMMUNICATIONS ENGINEERING**  
**(APPLIED ELECTRONICS & SERVOMECHANISMS)**

*By*  
**P. SRIRAMARAO**



**DEPTT. OF ELECTRONICS & COMMUNICATIONS ENGINEERING**  
**UNIVERSITY OF ROORKEE**  
**ROORKEE**  
**1966**



## C E R T I F I C A T E

Certified that the dissertation titled " THREE VARIABLE NOR/ NAND LOGIC WHEN COMPLEMENTED LITERALS ARE NOT AVAILABLE" which is being submitted by Shri P.Sri Rama Rao in partial fulfilment for the award of the Degree of Master of Engineering in Applied Electronics and Servomechanism of the University of Roorkee is a record of student's own work carried out by him under my supervision and guidance. The matter embodied in this dissertation has not been submitted for the award of any other Degree or Diploma.

This is to further certify that he has work<sup>ed</sup> for a period of 7 months from 1.1.66 to 5.8.66 for preparing this thesis for Master of Engineering at the University.

(N.N. Biswas)  
Professor  
Electronics and Communication  
Engineering Department  
University of Roorkee  
Roorkee.

August , 1966.

## ACKNOWLEDGEMENTS

The author is highly indebted to

Dr. N.N.Biswas, Professor , Electronics and  
Communication Engineering Department , University  
of Roorkee, Roorkee for the inspiration and valuable  
guidance given by him throughout the course of this  
work.

## SYNOPSIS

The implementation of NOR and NAND logics in Digital computers has assumed great importance because it implies the use of single type of circuit in logic part of the computer. Economical use of the number of logic elements and to minimize the connections is the main problem that confronts the designer. Dr. Leo Hellerman of IBM Corporation, has given a catalogue of minimal three variables NOR and NAND logic circuits, obtained by programming on Digital computer. Here in this work these circuits have been studied and an attempt is made to find out a systematic method by which we can arrive at these minimal NOR and NAND circuits of three variables assuming complemented literals are not available. Some rules have been suggested which help in implementing a given three variable function by minimum NAND circuits. Possibilities of extension of the same methods to four variable functions are discussed.

## C O N T E N T S

|             |  |       |    |
|-------------|--|-------|----|
|             | SYNOPSIS   | ..... |    |
| Chapter I   | INTRODUCTION   | ..... | 1  |
| CHAPTER II  | IMPLEMENTATION OF NOR and NAND LOGICS<br>- TRANSFORM METHOD, MAP METHOD.                   |       | 5  |
| CHAPTER III | IMPLEMENTATION OF NOR and NAND LOGICS,<br>NEW APPROACH SUGGESTED BY GODVANI - A<br>REVIEW. | ..... | 24 |
| CHAPTER IV  | REVIEW OF DR. EBELERMAN'S WORK   |       | 29 |
| CHAPTER V   | AN ALTERNATIVE APPROACH TO A MINIMAL<br>NETWORK.   |       | 37 |
|             |  |       | 60 |
|             | C O N C L U S I O N  |       | 62 |
|             | REFERENCES   |       | 63 |
|             | APPENDIX I (Symbols)   |       | 64 |
|             | APPENDIX II  |       | 64 |
|             | APPENDIX III   |       | 66 |

---

CHAPTER I

INTRODUCTION

## I N T R O D U C T I O N

### 1.1. GENERAL

Implementation of NOR and NAND logics has gained much importance due to their increasing use in Digital circuits. The main concern of the designer is how to achieve minimal implementation of these logics. Methods have been developed for implementing a function by NOR and NAND logics. Besides economy, additional advantages of using NOR and NAND logics are :

1. Considerable less test equipment is needed to test one device than several.
2. Production of equipment is eased.
3. Fault location and repair of equipment is eased.

Use of NOR as well as NAND logic implies use of only one type of circuit. Thus with the use of these type of logics above mentioned advantages are exploited to full extent.

Justification behind the use of NOR and NAND function lies in the fact that each may be individually used to give all other Boolean functions. Hence NOR

and NAND logics are called universal logics. Either NOR or NAND logics could be used to represent all the operations.

How, OR, AND, and NOT are implemented by only NOR or NAND logics is shown below :

a. Using NOR operation only.

$$\text{NOT} \quad \text{---} \quad A \downarrow A \quad = \overline{A + A} \quad = \bar{A}$$

$$\text{OR} \quad \text{---} \quad (A \downarrow B) \downarrow = \overline{\overline{A+B}} \quad = A+B$$

$$\text{AND} \quad \text{---} \quad (A \downarrow) \downarrow (B \downarrow) = \overline{\overline{A} + \overline{B}} \quad = AB$$

b. Using NAND logic only.

$$\text{NOT} \quad \text{---} \quad A/A \quad = \overline{A \cdot A} \quad = \bar{A}$$

$$\text{OR} \quad \text{---} \quad (A|)|(|B|) \quad = \overline{\overline{A} \cdot \overline{B}} \quad = A+B$$

$$\text{AND} \quad \text{---} \quad (A|B) \quad = \overline{\overline{AB}} \quad = AB$$

This shows the universality of NOR and NAND logics.

## 1.2. PRACTICAL IMPORTANCE OF NOR AND NAND LOGICS

Transistor circuits of NOR and NAND have the following characteristics in addition to their being universal logics.

1. Each circuit has current as well as voltage gain and also level setting ability.



1.4 In Chapter II a review of the methods so far available for the implementation of NOR and NAND logics has been presented. I

Maley and Earle's transform method, Map method have been discussed and examples have been given in each case.

In Chapter III new approach for the implementation of NOR and NAND logics suggested by Arjun Godwani in his M.E. thesis 1965 has been reviewed.

In Chapter IV Lee Hellerman's work of obtaining catalogue of minimal NOR and NAND circuits has been reviewed. After programming on a digital computer he has given 80 minimal circuits for NOR and NAND three variable logics assuming that complemented literals are not available. So far no definite methods are available to implement the given function by minimal NOR or NAND logics. Now that catalogue of minimal circuits is available, this work is studied and some systematic methods are developed in this work and these have been given in Chapter V.

and NAND logics are called universal logics. Either NOR or NAND logics could be used to represent all the operations.

How, OR, AND, and NOT are implemented by only NOR or NAND logics is shown below :

a. Using NOR operation only.

$$\begin{aligned} \text{NOT} & \quad - \quad A \downarrow A & = & \overline{A + A} & = & \bar{A} \\ \text{OR} & \quad - \quad (A \downarrow B) \downarrow & = & \overline{\overline{A+B}} & = & A+B \\ \text{AND} & \quad - \quad (A \downarrow) \downarrow (B \downarrow) & = & \overline{\bar{A} + \bar{B}} & = & AB \end{aligned}$$

b. Using NAND logic only.

$$\begin{aligned} \text{NOT} & \quad - \quad A|A & = & \overline{A \cdot A} & = & \bar{A} \\ \text{OR} & \quad - \quad (A|)|(|B|) & = & \overline{\bar{A} \cdot \bar{B}} & = & A+B \\ \text{AND} & \quad - \quad (A|B) & = & \overline{AB} & = & AB \end{aligned}$$

This shows the universality of NOR and NAND logics.

## 1.2. PRACTICAL IMPORTANCE OF NOR AND NAND LOGICS

Transistor circuits of NOR and NAND have the following characteristics in addition to their being universal logics.

1. Each circuit has current as well as voltage gain and also level setting ability.

- 2 Number of inputs to a block can be increased easily by paralleling the circuits which in most of the cases amounts to connecting the collectors.
- 3 There are practically no circuit constraints except for the fan in or fan out.
- 4 Sequential circuit design becomes easy because of the fact that no amplifiers need be put in the feedback loops.

### 1.9. LOGIC CONSIDERATIONS

The main consideration while implementing NOR and NAND logics is to minimize the number of logic blocks and reduce the connections. At the outset it may appear that more elemental blocks would be necessary to perform a given logic function through NOR and NAND logic than by using English logic (AND, OR, NOT). This is the outcome of the idea that large number of elements will be used solely as inverters. But this is not so and on the otherhand if we can exploit the basic logic power of the NAND (and NOR) function beyond that of Boolean connectives, there will be reduction in number of logic elements and connections. In general an extensive logical net can be found using NOR and NAND logic employing no more elements than would be necessary in English logic system.

1.4 In Chapter II a review of the methods so far available for the implementation of NOR and NAND logics has been presented. I

Maley and Earle's transform method, Map method have been discussed and examples have been given in each case.

In Chapter III new approach for the implementation of NOR and NAND logics suggested by Arjun Godwani in his M.E. thesis 1965 has been reviewed.

In Chapter IV Leo Hellerman's work of obtaining catalogue of minimal NOR and NAND circuits has been reviewed. After programming on a digital computer he has given 80 minimal circuits for NOR and Nand three variable logics assuming that complemented literals are not available. So far no definite methods are available to implement the given function by minimal NOR or NAND logics. Now that catalogue of minimal circuits is available, this ~~xxx~~ is studied and some systematic methods are developed in this work and these have been given in Chapter V.

CHAPTER II

IMPLEMENTATION OF NOR AND NAND LOGICS -

TRANSFORM METHOD, MAP METHOD

IMPLEMENTATION OF NOR AND NAND LOGICS

2.1. IMPLEMENTATION OF NOR AND NAND LOGICS

NOR is output is present if and only if all the inputs are zero or low.


Interpretation in Boolean Algebra

|                |  |  |
|----------------|--|--|
| One variable   | $\overline{A}$                                   |  |
| Two variable   | $\overline{A \cdot B}$                           | $= \overline{A} \cdot \overline{B}$                                      |
| Three variable | $\overline{A \cdot B \cdot C}$                   | $= \overline{A} \cdot \overline{B} \cdot \overline{C}$                   |
| n variables    | $\overline{A_1 \cdot A_2 \cdot \dots \cdot A_n}$ | $= \overline{A_1} \cdot \overline{A_2} \cdot \dots \cdot \overline{A_n}$ |

NOR is equivalent to Boolean function OR followed by an inverter



Symbol of NOR logic is as shown here




We can also find out from the truth table the property of NOR logic

| a | b | $\overline{a \cdot b}$ | $\overline{a \cdot b} = \overline{ab}$ |
|---|---|------------------------|--|
| 0 | 0 | 1                      |  |
| 0 | 1 | 0                      |  |
| 1 | 0 | 0                      |  |
| 1 | 1 | 0                      |  |

As we see here above, the output is present if and only if all the inputs are zero.

**NAND FUNCTION:** This is equivalent to Boolean network of AND followed by Inverter



**Definition:** For NAND network output is present if and only if atleast one of the inputs is zero. The symbol for NAND logic is shown below :



It can also be explained by the truth table ;

| A | B | $\overline{AB}$ |
|---|---|-----------------|
| 0 | 0 | 1               |
| 0 | 1 | 1               |
| 1 | 0 | 1               |
| 1 | 1 | 0               |

Output  $\overline{AB} = \overline{A} + \overline{B}$

As is evident from the truth table output is present if and only if atleast one of the inputs is zero.

To put in mathematical language, for n variables

$$A_1 \downarrow A_2 \downarrow \dots \downarrow A_n = 1 \quad \text{if and only if}$$

$$\sum_{i=1}^n A_i = 0$$

Or NAND logic for n variables since it amounts to

$$A_1 \uparrow A_2 \dots \uparrow A_n = 1 \quad \text{if and only if}$$

$$\prod_{i=1}^n A_i = 0 \quad \text{for } n > 1, \quad \text{that is the case}$$

of a single input the gate acts as an inverter.



## 2.2. MINIMIZATION : TRANSFORM METHOD (24,5)

The transform method relates the logic design of logic circuits with the NAND or NOR blocks as easy and as rapid as designing circuits of AND, OR, and NOT blocks. Essentially it allows us to work in the familiar and simpler Boolean algebra, and during the last step of drawing the block diagram to apply a simple set of transform rules that map these Boolean equations or diagrams into NAND or NOR diagrams. To achieve a sense of minimality preservation in the transform method, it requires that a few simple constraints be added to the design done in Boolean algebra.

Given a Boolean function in sum of products form it can be directly transformed from the form (involving AND, OR, NOT function) to a form in NAND or NOR functions only. For example,

$$F = abc + \bar{c}\bar{b} \quad \text{can be put as}$$

$$F = (a|b|c) | (a|\bar{b})$$

This is obtained as shown below:

$$\begin{aligned} F &= abc + \bar{c}\bar{b} &&= abc + \overline{\overline{\bar{c}\bar{b}}} \\ &= (\overline{\overline{abc}}) + \overline{\overline{\bar{c}\bar{b}}} &&= (\overline{\overline{abc}}) + (\overline{\overline{\bar{c}\bar{b}}}) \\ &= (a|b|c) | (a|\bar{b}) \end{aligned}$$

---

Figures written in parentheses denotes the cardinal number of references given at the end.

For inverting '0' we can make use of NAND logic element, in order to avoid the use of NOT function.

Similarly any function in products of sum form can be directly put in terms of NAND symbols

$$\begin{aligned}
 S &= (a \cdot b \cdot c) \cdot (d \cdot \bar{e}) \\
 &= (a \cdot b \cdot c) \downarrow (d \cdot \bar{e})
 \end{aligned}$$

It is seen that putting a logic function in terms of NAND or NOR function is a straight job since a function in sum of products form can be put in terms of NAND symbols and product of sum form can be put in NOR symbols. Also a general relationship exists between sum of products and product of sum form. Hence examples of implementation have been given for only one kind of functional form.

In the transform method proposed by Hazey G.A. and Hazey John a set of basic rules have been given along with some transform tables. In the first step under this method functional interpretation of block diagram is made. This means inverse transform. This gives an insight into the general rules and the circuit.

2.9. INVERSE TRANSFORM (9)

For simplicity NAND function is considered here

$f = ab + cd$  is implemented with NAND blocks employing two levels of gating as shown in Fig. 2.1. (a)




FIG 2.1 a




FIG 2.1 b

To implement the same function in English logic (i.e. AND, OR, NOT) same number of blocks are required as shown in Fig. 2(b). Comparing Fig. 2.1(a) and 2.1.(b) a set of rules can be formulated which when supplemented with few exceptions, is a generalization. These rules form the basis of inverse transform technique for interpreting an algebraic form the circuit into by or other only NOT or NAND blocks.

Rules of Inverse Transform:

A list of inverse transform rules for the NAND circuit is given below:

Level Reduction:

1. Write a circle each even level gate and an 'O' circle each odd level gate ignoring all inverters (single input blocks). If a gate appears both as an even and odd level, leave it blank and all gates into it blank as well.

2. Transform all 0 gates to  $\bar{A}$ 's transform all 1 gates to  $\bar{A}$ 's. Transform all blank gates split in two as an  $\bar{A}$  (putting 1 in it) driving the odd level loads and as an  $A$  (putting 0 in it) driving the even level loads. Alternatively treat the blank gates as though the output drove only odd levels, transform to  $\bar{A}$ 's and insert an inverter in the output driving even levels.

3. Simplify all variables entering  $\bar{A}$ 's or 0 blocks. Any inverters to  $\bar{A}$ 's remain the same.

OR notations:

1. Same as mentioned for NAND.

2. Transform all 1 gates to  $\bar{A}$ 's and all 0 gates to  $\bar{A}$ 's transform all blank gates split in two as an  $\bar{A}$  (putting 1 in it) driving the odd level loads, and as an  $\bar{A}$  (putting 0 in it) driving the even level loads. Alternatively treat the blank gates as though the output drove only odd levels, transform to  $\bar{A}$ 's and

Insert an inverter in the output driving even levels.

3. Complement all variables entering AND's or O blocks any inverters to 0's (o levels) remain the same.

The transform rules (from Boolean notation to NAND or NOR )

1. NAND:

Factor the Boolean equations to a form where the output is an OR (or and or etc) try to get complemented variables on odd levels uncomplemented on even levels.

NOR: Factor to the Boolean equations to a form where the output is an AND (and or and etc) try to get complemented variables on odd levels, uncomplemented on even levels.

2. Try out the gates from the equations exactly as though they were in AND's and OR's instead of NAND's and NOR's except that both NAND and NOR variables coming in at odd levels of gating should be complemented.

2.4. TRANSFORM RULES:

The following list of tricks will supplement the transform rules.

1. Partial multiplication:

$$(\bar{A} + \bar{B})(C + D) = (\bar{A} + \bar{B})C + (\bar{A} + \bar{B})D$$

This is useful for separating complemented variables to the odd levels to be complemented in the transform, from the uncomplemented variables to the even levels where they will not be complemented in the transform.

2. Adding or Multiplying a Constant  $(A + 0)(C + 0) = 0$

This gets an equation in the wrong form for the transform into a correct form for the NAND with the output 0.

3. Associativity:  $D(\bar{A} + \bar{B} + 0) = D[(\bar{A} + \bar{B}) + 0]$

This separates complemented variables (A, B) from the uncomplemented 0 ready ready for partial multiplication 1 to separate them to the levels that will eliminate inverters.

4. Double negation:  $\overline{\overline{AB}} = \overline{AB}$  (in NAND)

Putting the complement of a signal to represent by the bundle of wires which are inputs to that block is

If  $D$  is redundant all complemented literals now on odd level.

$D$ . Redundant terms may make factoring possible

$$\begin{aligned} (\bar{A} + B)(A + \bar{B}) &= (\bar{A} + D)(\bar{A} + \bar{B})(A + \bar{B})(D + \bar{B}) \\ &= (\bar{A} + AB)(\bar{B} + AB) \end{aligned}$$

Redundancy allows the possibility of some gates being shared between even and odd levels replacing two gates.

An example of implementing a function with the NAND logic is illustrated below

$$(A + \bar{B})(A + \bar{C})(A + \bar{D})(\bar{B} + \bar{C} + \bar{D})$$

$$\text{Factoring} = (A + \bar{B}\bar{C})(\bar{B} + \bar{C} + \bar{D})$$

In the second term the variables  $B, C$  are complemented  $D$  is not. It would be desirable to separate the complemented ones from the uncomplemented and put them on odd and even levels of gates respectively. We can do this by associativity followed by partial multiplication.

$$(A + \bar{B}\bar{C})(\bar{B} + \bar{C} + \bar{D}) = (A + \bar{B}\bar{C})(\bar{B} + \bar{C}) + (A + \bar{B}\bar{C})\bar{D}$$

The  $\bar{B} + \bar{C}$  term is odd as the complements got dropped but we still have the complement in  $\bar{B}\bar{C}$ . This can be gotten from the 0 in existing term however

called building. It eliminates gates.

$$5. \text{ Distributive Law: } AD + \overline{A}B = (A + \overline{A})(B + \overline{A}B)$$

This factoring rule (and its dual) can serve to separate complemented variables to all levels, and also to factor out common terms leaving simpler algebra forms.

$$AD + \overline{A}B = \underline{(AD + \overline{A}B)} + (AD + \overline{A}B)(A + \overline{A})$$

(The underlined terms are common and are shared). It can be used to factor to a function form for which the relation is well known, like the exclusive or for example.

#### 6. Add Redundant terms, Literals

a. Redundant Literals may make gates identical

$$(\overline{A} + \overline{B})D + (\overline{A} + \overline{B})A = (\overline{A} + \overline{B} + \overline{A})D + (\overline{A} + \overline{B} + \overline{A})A$$

Adding redundant  $\overline{A}$  to the first term, and redundant  $\overline{A}$  to the second term makes the gates identical and can be shared.

Redundant Literals may eliminate gates:

$$\Sigma(\overline{A} + \overline{B}) = \Sigma(\overline{A} + \overline{B} + \overline{A}) = \Sigma(\overline{A} + \overline{B})$$

If redundant  $\overline{A}$  eliminates the  $\overline{A}$  gate, Redundant Literals may reduce complemented literals to all levels

$$\Sigma(\overline{A} + \overline{B}) = \Sigma(\overline{A} + \overline{B} + \overline{A}) = \Sigma(\overline{A} + \overline{B})$$



If  $D$  is redundant all complemented literals now an odd level.  
 b. Redundant terms may also factorizing possibilities

$$\begin{aligned} (\bar{A} \circ D) (A \circ \bar{B}) &= (\bar{A} \circ D) (A \circ \bar{A}) (A \circ \bar{B}) (D \circ \bar{B}) \\ &= (\bar{A} \circ AD) (D \circ \bar{B}) \end{aligned}$$

Redundancy allows the possibility of some gates being shared between even and odd levels replacing two gates.

An example of implementing a function with the NAND logic is illustrated below

$$(A \circ B) (A \circ C) (A \circ \bar{B}) (\bar{B} \circ \bar{C} \circ D)$$

$$\text{Factoring} = (A \circ \bar{B} \circ C) (\bar{B} \circ \bar{C} \circ D)$$

In the second term the variables  $B, C$  are complemented  $D$  is not. It would be desirable to separate the complemented ones from the uncomplemented and put them on odd and even levels of gates respectively. We can do this by associativity followed by partial multiplication.


$$(A \circ \bar{B} \circ C) [(\bar{B} \circ \bar{C}) \circ D] = (A \circ \bar{B} \circ C) (\bar{B} \circ \bar{C}) \circ (A \circ \bar{B} \circ C) D$$

The  $(\bar{B} \circ \bar{C})$  term is odd as the complements get dropped but we still have the complement in  $\bar{B} \circ \bar{C}$ . This can be gotten from the 0 in existing term however

$$[A + (B+C)BD] (B+C) + [A + (B+C)BD] B$$

This is implemented in Fig.

below:



The transform method merely gives a comparatively easy way of implementation of NOR and NAND logic and since minimality preservation exists to a certain extent. But we cannot say that the resultant circuits are absolutely minimal. Even if by chance we obtain a minimal circuit there is no way to recognize that the circuit is minimal.

## 2.5. FACTORIZATION WITH KARNAUGH MAP (9)

This method is proposed by Maloy OA and Doyle John.

For functions of only a few variables the new method is developed, and it makes use of considerable

Retaining these advantages, and using the full logic power of K2 or K4. Instead of Karnaugh map, here Vitch Karnaugh Map proposed by H.J. Heman<sup>(6)</sup> is used to solve this method.

Analysis of my method is dealt here for only NAND function to me. The method makes use of Vitch Karnaugh map in association with inhibition principle.


#### Principle of Inhibition (NAND Function)

The previous method of reduction of the Boolean function into convenient form is carried out algebraically. Now a Graphical technique are used in this my method and in most of the cases they may be found to be advantageous.

For example let us consider the function

$$F = AB + AC$$


The method can represent as



Now factoring the V-K map, we require the loop B AND NOT A, the circled loop AB, or loop C AND NOT B, the circled loop AB.

$$\begin{aligned}
 D(\overline{A}B) &= C(\overline{A}B) \\
 &= D(\overline{A} \cdot B \cdot C) + C(\overline{A} \cdot B \cdot \overline{C}) \\
 &= D\overline{A} + \overline{A}B + \overline{C}B
 \end{aligned}$$


By simplifying and finally including the checked loop we get  $D\overline{A} + \overline{A}B + \overline{C}B$   
 including this we get  $D\overline{A} + (\overline{A} + \overline{C})B$   
 which requires five gates.



There is after including the checked loop and applying principle of inhibition in V-K map we get


$$D(\overline{A}B) = C(\overline{A}B)$$

which requires only four gates as shown




Loops in the V-K map representing the input literals to NAND blocks that are inserted in even levels of coding

not an mae, loops representing an odd level gates not as mae. A loop of mae (gate on odd level) will inhibit any area of intersection with a loop of mae (even level gates), if the mae loop goes into the input of the mae loop gate.



Take loop ABC (gate 1  $\overline{ABC}$ ), take loop C and inhibit with loop ABC, this yields (gate 2 -  $\overline{C.A}$ ). Take loop D and inhibit it with loop ABC. This yields gate 3 -  $\overline{D.B}$

Take the inhibited loops, 2, 3 and inhibit from the unitary loop (the loop of the whole map) with them. This will yield all mae of the map. This is the output gate 4. This argument will yield the circuit below:



which is same as previous one.


2.6. Here is suggested a new Approach.

After simplifying on V-K map, got the expression as


$$Z = a\bar{b} + c\bar{b}$$

$$Z = \bar{b}(a+c)$$

Now implement the same directly by using blocks



Output is not changed by making the following change as it only means multiplying  $\bar{b}$  with  $\bar{b}$ .




Using this principle, 2.0.

by including redundant inputs


in the block diagram shown above

we can achieve reduction. Applying this principle in

Figure above can be subjected to the following change.




We can further factor from the fact that AD is redundant to the output function now under consideration. So we can make AD as one of the inputs to the gate 1. Finally the diagram reduces to:



For other circuits this method brings a solution, nearer to that obtained by using the principle of inhibition in the V-E map.

DEFINITION

Redundible loops are those that can be made from one or more essential literals only, with or without inhibition from other such loops. Such redundant loops for 3 variable case is shown below:



An example for the map factorizing is given as

$$f = \bar{a}\bar{b}c + abc$$









FIG-



Simplification on V-K map by using principle of inhibition, is a graphical technique. The technique is cumbersome when applied to more than four variables case as the map itself becomes complicated for five variable case, <sup>2</sup> or each step we have to use a different map. There is no assurance of minimality in this method also.

CHAPTER III

IMPLEMENTATION OF NOR and NAND LOGICS

NEW APPROACH SUGGESTED BY GODVANI - A

REVIEW

THE REDUCTION OF FOL AND FINE LOGIC - NEW APPROACH  
NEW STATE BY COVARIANCE<sup>(1)</sup> RETURN.

Column in his M.S. thesis 1955 - An Implementation of FOL and FINE Logic has suggested a new approach on Implementation.

Formal:

Given a logic function (involving AND, OR, NOT) the first step is to bring to the form involving FINE or FOL function only as per requirements. This is done with no regard for incorporating minimality.

In the second step relations which are given below are used to bring the function to the required form.

As blank as far as possible to used specially for purposes of inversion and this serves as a principle and guides in the implementation problems using this technique.

$$f = \bar{a}b + ab\bar{c}$$

The following relations in case of NAND logic are made use of in the above method.

1.  $\Delta/D|0 = \Delta | [D|0] = [(\Delta/D)] | 0$
2.  $(\Delta/D|0) | (\Delta/D|\bar{0}) = (\Delta/D) |$
3.  $(\Delta/D|\bar{0}) | (\Delta/D|\bar{0}) = [\Delta/D(0|D)]$
4.  $(\Delta/D|0) | (\Delta/D|D) = [\Delta | [D|0) | (D|D)] |$
5.  $(\Delta/D) | (\Delta/D|0) = (\Delta/D) |$
6.  $\Delta|0 = \Delta | (\bar{0}|\Delta)$
7.  $(\Delta/D) | (\Delta|\bar{D}) = \Delta$
8.  $\Delta | (\bar{\Delta}|\bar{D}) = \bar{\Delta}$

Now the method is applied in the implementation of function by NAND logic is described below

$$\begin{aligned} \text{Let } f &= \bar{a}b\bar{c} \vee ab\bar{c} \\ &= (\bar{0}|\bar{b}|0) | (a|D|\bar{0}) \end{aligned}$$


This is true for any function in case of products form. Above function needs only 3 blocks.

No. of blocks 6.

Applying one of the relations available

$$\begin{aligned}
 f &= (\bar{A}\bar{B}|C) | (A|B|\bar{C}) \\
 &= [A|(B|C)|C] | [A|B|(B|C)]
 \end{aligned}$$

This needs five blocks.



For NOR function

Let the function given be

$$\begin{aligned}
 f &= (A + C + \bar{D})(\bar{A} + B + \bar{C})(\bar{A} + B + \bar{D}) \\
 &= (A + C + \bar{D}) \downarrow (\bar{A} + B + \bar{C}) \downarrow (\bar{A} + B + \bar{D})
 \end{aligned}$$

Applying relations


$$f = (A+C+D) + (\bar{A}+B+C) + (\bar{A}+B+\bar{D})$$

$$= (A+C+D) + (\bar{A}+B+C) + (\bar{A}+B+\bar{D}) + (A+C+\bar{D})$$

$$= \left\{ \left[ (A+C+D) + (A+C+\bar{D}) \right] + \left[ (\bar{A}+B+\bar{D}) + (\bar{A}+B+C) \right] \right\} +$$

$$= \left[ A+C+(C+D) \right] + \left[ \bar{A}+B+(C+D) \right] +$$

$$= [A+C+(C+D)] + [\bar{A}+B+(C+D)]$$



which requires five blocks only.

Another example which uses this method is illustrated here

$$f = A\bar{B} + \bar{A}C + A\bar{C} + \bar{B}C$$


$$= (A|\bar{B}) + (\bar{A}|C) + (A|\bar{C}) + (\bar{B}|C)$$

This requires 8 blocks.

Applying relations given previously

$$\begin{aligned}
 S &= [\Delta^i(D;G)] \mid [G \mid (\Delta/D)] \\
 &= [\Delta^i(\Delta/D;G)] \mid [G \mid (\Delta/D;G)]
 \end{aligned}$$

This requires four blocks.



This method uses only ten relations in all for both the EOL and EARS implementation. Capability of collection of appropriate relations at right place is expected with practice.

The method suggested above by Column is nothing but expressing as many as possible in the function in EARS form. The relations given use only the properties of EARS or EOL logics. This method does not however take into consideration minimality at all. The implementation results in the use of comparatively large number of blocks.

The method in underlines if it is applied on four or more variable functions is not systematic. The method is not systematic in that we do not know how to apply the relations appropriately.

CHAPTER IV

REVIEW OF LEO HELLERMAN'S WORK




is that there is no way to recognize that a certain configuration is minimal; we could only rely on the fact that no one has done better. The Chapter is devoted to the review of Heuleman's work.

#### 4.1. SEARCH BY MINIMIZATION

The method is exhaustive in that looks at every possible combinational network of  $n$  invert blocks and finds out the desired minimum for each three variable logic function. Each of the three variable function can be implemented by seven blocks or fewer. There are  $2^{42}$   $4 \times 10^{12}$  possible combinational networks with seven or fewer blocks. By programming on the digital computer the problem is that all these circuits are tested and minimum circuits are arrived at. A list of 256 logic functions of three variables is input data for the program.

1. The procedure starts by considering, only possible networks with three inputs and one NOR block.



This is the minimum circuit for performing the NOR function of three variables. This function may now be struck off from the list of functions to be found.

each input to each block (we say that block  $i$  feeds block  $j$  if the output  $i$  is an input of  $j$ ). The points labelled  $(ij)$  are points of possible interconnection of vertical and horizontal lines, with each point  $(ij)$  associated a value  $(ij)$  which may be 0 or 1.

- $(ij) = 1$  if  $(ij)$  is a connection point  
 $= 0$  if  $(ij)$  is not a connection point.

In this each circuit in the universal network corresponds to a single matrix of the form

|         |         |         |          |         |          |          |
|---------|---------|---------|----------|---------|----------|----------|
| $(11)$  | $(12)$  | $(13)$  | $\vdots$ | $(1n)$  | .....    | $1(Y_n)$ |
| $(21)$  | $(22)$  | $(23)$  | $(24)$   | $(2)$   | .....    | $2(Y_n)$ |
| $(n-1)$ | $(n-2)$ | $(n-3)$ | $(n-4)$  | $(n-1)$ | $\vdots$ | $\vdots$ |

As we are dealing with circuits of single output without loss of generality we assume block  $n$  as the output block in Fig. 1.

#### 4.2. SIMPLIFICATION OF LOGIC CIRCUITS

In the combinatorial circuits we are using feedback is not allowed, and keeping this in view we can further simplify the network in Fig. 1 to the Fig. 2 below:

2. Next we consider all networks with two blocks in one order. For each circuit we evaluate the function performed and check against the list. If it is on the list we cut off the function found if it is not on the list we discard the circuit.

3. After evaluating all the two block networks we go to the three block networks and so on.

In this procedure all the accepted circuits are minimal.

To understand the programming for this particular problem in the digital computer we shall now deal with "Universal" network, showing possible interconnections between inputs and blocks as shown.




Fig. 1

A cross is indicated the direction of output from the blocks. In the universal network shown above we can see that it is possible that any block can feed each of the other blocks and that there is a possible path from

each input to each block (we may think block  $i$  feeds block  $j$  if the output  $i$  is an input of  $j$ ) The points labelled  $(ij)$  are points of possible interconnection of vertical and horizontal lines, with each point  $(ij)$  associated a value  $(ij)$  which may be 0 or 1.

- $(ij) = 1$  if  $(ij)$  is a connection point
- $= 0$  if  $(ij)$  is not a connection point.

In this case circuits in the universal network correspond to a chain matrix of the form

|          |          |          |          |          |          |          |
|----------|----------|----------|----------|----------|----------|----------|
| $(11)$   | $(12)$   | $(13)$   | $\vdots$ | $(1n)$   | $\dots$  | $1(y_n)$ |
| $(21)$   | $(22)$   | $(23)$   | $(24)$   | $\vdots$ | $\dots$  | $2(y_n)$ |
| $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ |
| $(n-1)$  | $(n-2)$  | $(n-3)$  | $(n-4)$  | $(n-5)$  | $\vdots$ | $\vdots$ |

As we are dealing with circuits of single output without loss of generality we assume block  $n$  as the output block in Fig. 1.

#### 4.2. REDUCTION OF LOGIC CIRCUITS

In the combinatorial circuits we are using feedback is not allowed, and keeping this in view we can further simplify the network in Fig. 1 to the Fig. 2 below:



For  $n = 7$ , the matrix has 48 elements each of which may take the value 0 or 1. The elements of the first three columns specify the connection of inputs to the network the remaining elements specify the interconnection of the blocks.

#### 4.5. DEFINITION OF NETWORK FUNCTION CLASSES

The 256 logical functions of three variables can be partitioned into 60 equivalent classes. If one function can be obtained by the first the other by the permutation of input variables, they are said to be equivalent and belong to the same class. Similarly the networks can be partitioned into equivalent classes with respect to input line permutation. Since implementation of any member of a function class serves to implement all members of the same class, it is necessary to evaluate only one network from each equivalent class.

$j$ th column of vector is the connection vector in the connection matrix is written as  $a_j$  for vector

$(a_1) (a_2) (a_3) \dots (a_7)$  where  $j$  may be 1, 2, 3, and  $a_j$  1 or 0, depending on whether the network has a connection at the point  $(a_j)$  or not. The correspondence of network classes to function classes is many to one. So even though there are only 60 classes of functions, there are many more network classes.

6

For networks with seven logic blocks the input matrix contains 31 elements giving rise to  $2^{31}$  inputs networks. Distinguishing the networks that do not satisfy the relation  $D_1 \leq D_2 \leq D_3$  where  $D_j$  is notation for a row vector which is a binary number, the input networks evaluated becomes approximately  $1/3$  or  $2^{29}$ .

To further simplify the magnitude of the problem and render the programs easy, we can eliminate some impossible cases.

1. The first block must be fed by atleast one variable for it is not fed by any other block. This means at least one of the points (1,1) (1,2) (1,3) of the network in Fig. 2 must be a connection.

Since  $D_1 \leq D_2 \leq D_3$  we can not point 1,3 be connected for all networks. The programs will not try and evaluate no circuit for which (1,3) = 0

2. Block (n-1) must always feed block block n no case from Fig. 2 This means that point n(n+2) must always be connected. The programs will not try and evaluate no circuit for which n(n+2) = 0.

3. Each row of the connection matrix must contain atleast one 1 and each column contains atleast one 1. so

Since each block except the last should serve as an input to some subsequent block, a size limit of 9 is imposed, and hence connection matrix has another restriction that each row and each column should contain no more than three 1's.

By applying these constraints in the program, the program is simplified and Holloman arrived at 80 minimal HCN/AMN circuits which are given in Appendix XX. In the following Chapter an alternative approach is indicated.

The circuits obtained by Holloman are minimal according to the definition of minimality indicated in the beginning of this Chapter. The method is exhaustive and it has listed all the possibilities. This is the only list of circuits which are known to be minimal.



CHAPTER V

AN ALTERNATIVE APPROACH TO A MINIMAL  
NETWORK.

AN ALTERNATIVE APPROACH TO INTERNAL NETWORK

Dr. Leo Holloman of IBM Corporation has given a complete catalogue of minimal NAND and NOR circuits of 3 variable functions, assuming complemented literals are not available. Peley and Parke have shown that list of 254 functions of 3 variables reduces to 78 circuit configurations which has been discussed in the previous chapter. Holloman's catalogue gives the minimal NAND and NOR implementation of these 78 functions.

In this work Leo Holloman's catalogue of functions have been studied and an attempt is made to systematize the minimal implementation by certain rules.

Given any logic we can first implement it by AND-OR blocks, using inverters to get the complemented literals. If we replace the AND, OR blocks by NAND blocks the output function will be the same. So one method of implementation of a logic function by NAND logic, is to first implement by AND-OR blocks and then replacing them by NAND blocks.

For some functions this type of implementation may be minimal. This has been found by the study of the circuits given by Holloman. Since we know these

circuits are minimal.

If out of the 16 circuits could be designed by this method. How how to identify each function out of the 16 functions is another problem. So some rules have been suggested below to ascertain which function is to be implemented in which way to achieve minimality in implementation. The definition of minimality has already been explained in the previous chapter.

The first type of implementation is to implement the logic function  $ABD$  or  $\bar{A}\bar{B}\bar{C}$ , using inverters to obtain complemented literals, and then to replace  $ABD$  or  $\bar{A}\bar{B}\bar{C}$  by NAND blocks.

1. Expressions which consist of only one term can be implemented by method 1.

| Function | Circuit No. |
|----------|-------------|
| $abc$    | 2           |
| $a'b'c$  | 12          |
| $abc$    | 6           |
| $a'b'c'$ | 26          |

2. Functions of the form  $x \oplus y \oplus z$  where  $x, y, z$  can be complemented or uncomplemented literals

| Circuit No. | Function        |
|-------------|-----------------|
| 1           | $a^1 + b^1 + c$ |
| 4           | $a^1 + b^1 + c$ |
| 10          | $a^1 + b + c$   |
| 17          | $a + b + c$     |

3. Function which contain no complemented literal at all

| Circuit No. | Function.       |
|-------------|-----------------|
| 8           | $ab + c$        |
| 9           | $(a + b)c$      |
| 18          | $ab + ac + abc$ |

4. Functions in which each of literals complemented or uncomplemented occurs only once.

| Circuit No. | Function        |
|-------------|-----------------|
| 5           | $a^1 + b^1 c$   |
| 7           | $a^1 + b^1 c$   |
| 14          | $a^1 + b^1 c^1$ |
| 15          | $a^1 b^1 c$     |
| 30          | $a^1 b^1 c^1$   |



Method 3

Express the function of the form  $\Sigma m$  as  $\overline{m}$  and implement by method 1.

5  $a(bcd)$

35  $\overline{bcd}(abc)$

11  $(abc)d$

37  $a(\overline{b}cd)$

13  $a(\overline{b}cd)$

39  $a\overline{b}cd(abc)$

23  $a(\overline{b}cd)$

63  $a\overline{b}cd(abc)$

64  $a(\overline{b}cd)(abc)$

Method 4

If the complement of the given function has no complemented literal present in it then implement the complement of the function by method 1 as add an inverter. circuits (27)

$a\overline{b}c\overline{d} + a\overline{b}cd + a\overline{b}cd$

20  $a\overline{b}c\overline{d} + a\overline{b}cd + a\overline{b}cd$

2

29  $a\overline{b}c\overline{d}$

The list of circuits given by Dallyman have been given in Appendix II.

In all total 59 out of 88 NAND circuits have been grouped under the following categories.

1. AND OR Implementation, all blocks being replaced by NAND blocks.
2. Ring Sum Implementation of the function after expressing the function in Ring sum form or Ring sum with some addition etc.
3. Expressing function of the type  $F^*Y$  as  $FY$

Still there is a possibility to find a systematic method to design the remaining 29 circuits also. The methods suggested for the design of 59 circuits shown in the following pages, reasonably hold good but there is scope for making them exhaustive.

In implementing NAND logic we can make use of these two following theorems

$$(1) \quad X^*Y + XY^* = (X^*Y)(X^*Y^*)$$

This may result in useful simplification.


Basically the implementation of NAND logic needs to be first implemented by AND OR circuit and then replacing them by NAND blocks. It is necessary that the number of blocks in the AND OR circuit itself are minimum.

In this method 2 ring sum circuits have been used . Certain properties of ring sum are investigated and they have been given in Appendix III.

Symbols of used in the preceding Chapters have been given in the beginning .




EXPRESSION  $a' b' c'$




CIRCUIT NO 11

EXPRESSION  $a' b' c$




CIRCUIT NO 12

EXPRESSION  $a' b' c'$





CIRCUIT -16

EXPRESSION  $a' b' c$






CIRCUIT -6






CIRCUIT 1

EXPRESSION  $a + b + c$




CIRCUIT 10




CIRCUIT 4

EXPRESSION  $a + b + c$





CIRCUIT - 17





III

EXPRESSION  $a \cdot b + bc + ca$





CIRCUIT 18

EXPRESSION  $ab + c$




CIRCUIT - 8

EXPRESSION  $(a + b) \cdot c$




CIRCUIT - 9

EXPRESSION  $a' + b'c$




CIRCUIT-7

EXPRESSION  $C + a'b$




CIRCUIT - 15

IV  
EXPRESSION  $c + a'b'$




CIRCUIT 30

EXPRESSION  $a' + bc$



CIRCUIT 3



EXPRESSION  $a' + b'c'$



CIRCUIT 14



Y  
EXPRESSION

$a'b' + bc$




CIRCUIT-31

EXPRESSION  $a' + bc + b'c'$




CIRCUIT NO- 32

EXPRESSION  $abc + a'b'$




CIRCUIT 33

EXPRESSION  $ab'c' + bc$




CKT 34 X

EXPRESSION  $abc + a'b'c'$



CIRCUIT 35



EXPRESSION  $a'bc + b'c'$



CIRCUIT-56





EXPRESSION  $a^2bc + a'b'c'$



Circuit No-57

EXPRESSION  $c + ab + a'b'$



Circuit No 61

EXPRESSION  $a' + b'c + bc'$   
 $= a' + b \oplus c$

CIRCUIT NO 21

EXPRESSION  $ac + bc + abc = c(a+b) + abc'$   
 $= c\bar{a}\bar{b} + abc' = c\bar{a}\bar{b} + abc'$   
 $= c \oplus ab$

CIRCUIT 25

EXPRESSION  $a'b + ab'c$

CIRCUIT NO 22x

EXPRESSION  $(ab + a'b')c = (\bar{a} \oplus \bar{b})c$   
 $= (\bar{a} \oplus \bar{b}) + c'$

CIRCUIT 38


EXPRESSION  $a'b + ac + a'b$   
 $= a \oplus b + ac$

CIRCUIT 40x

EXPRESSION  $a'd + ab' + c$   
 $= a \oplus b + c$


CIRCUIT 42

EXPRESSION  $a'b'c + a'bc$




CIRCUIT NO 44X

EXPRESSION  $a'c + a'b'c'$




CIRCUIT - 43 X

EXPRESSION  $a'(b'+c) + abc$   
 $= a'\overline{bc} + abc = a \oplus \overline{bc}$




CIRCUIT 46

EXPRESSION  $c(a'+b) + c'ab'$   
 $= c(\overline{a} + \overline{b}) + c'ab'$   
 $= c \oplus ab'$




CIRCUIT 47 21

EXPRESSION  $a'(b'c + bc')$   
 $= a'(b \oplus c)$




CKT NO 48

EXPRESSION  $a'(b'c' + bc)$   
 $= a'b \oplus c = a + (b \oplus c)$




CKT NO 53

EXPRESSION  $a'b + a'c + ab'e'$   
 $\bar{a}b \cdot b + \bar{a}c + \bar{a}b \bar{a}c \bar{c}a$




CIRCUIT 67

EXPRESSION -  $ac + bc + a'b'c'$   
 $c(a+b) + c'a'b'$   
 $c\bar{a}\bar{b}' + c'a'b'$   
 $c \oplus a'b'$




CIRCUIT 68

EXPRESSION  $(a'b + ab')c$   
 $(a \oplus b)c$




CIRCUIT 24

EXPRESSION  $b'c + bc' + a'(b+c)$   
 $b+c + a'(b+c)$




CIRCUIT 29

EXPRESSION  $a'(b+e) + a'b'e$   
 $= a'b'e + a'b'e$   
 $= a \oplus b'e$




CIRCUIT 65

EXPRESSION  $a'b'c + a'bc' + abc$   
 $a'(b \oplus c) + abc$




CIRCUIT - 66




EXPRESSION  
 $a'b + b'c$

CIRCUIT 20



EXPRESSION  
 $a'(b'+c') + abc$   
 $a \oplus bc$


CIRCUIT 37



EXPRESSION  
 $a'b + ab' + c(a'+b')$   
 $= a'b + ab' + a'c + b'c$


CIRCUIT 49

EXPRESSION  $(a' + b)$   
 $= c \bar{a} b$




CIRCUIT 5

EXPRESSION  $a'(b' + c)$   
 $= a' b' c'$




CIRCUIT NO 28

EXPRESSION  $(a' + b) c$   
 $= \bar{a} b' c$




CIRCUIT 11

EXPRESSION  $a'(b' + c') + a b' c$   
 $= a' b' c' + a b' c$




CIRCUIT NO 64X

EXPRESSION  $a' c (b' + c')$   
 $= a' b c$




CIRCUIT 13

EXPRESSION  $bc + b'(a' + c')$   
 $= bc + b' a' c'$




CIRCUIT 36X




EXPRESSION  
 $a'(b'+c) + abc$   
 $a'\overline{bc} + abc$

CIRCUIT 37




EXPRESSION  
 $a'b + ab' + a'c'$   
 $= a'(b+c')$   
 $= a'\overline{b'c} + ab'$

CIRCUIT 63X




EXPRESSION  
 $a'b' + c(a'+b')$   
 $= a'b' + c(\overline{ab})$

CIRCUIT 55




EXPRESSION  
 $f = a'b' + a'c' + b'c'$   
 $\bar{f} = ab + bc + ca$


CIRCUIT - 27



EXPRESSION  
 $a'b' + a'c' + b'c' + abc$



CIRCUIT-54



EXPRESSION  
 $f = a'c + b'c'$   
 $f = ac + bc'$

CIRCUIT 29X



CONCLUSIONS

| Order | Letters   | PROPERTY   |
|-------|---|--|
| I     | a 2, 12, 6, 23  | Expressions consist of only terms  |
|       | b 1, 4, 10, 17  | None are of the form $x^2/y^2$   |
|       |   | these $x^2/y^2$ can be complemented or uncomplemented.   |
|       | c 0, 9, 18  | These do not contain any complemented literals.  |
|       | d 3, 7, 14, 15, 20  | Each of the literals complemented or uncomplemented occur only once.                                   |
| II    | e 31, 32, 33, 34, 35, 36, 37, 61  | We cannot join any complemented literal as common (using an of uncomplemented literals is not implied) |
|       | 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73. | The functions can be expressed in ring and form with some additions or modifications.                  |
| III   | 5, 11, 13, 21, 64, 70, 77, 35, 69.  | Functions of the form $\bar{x}y$ are replaced by $\bar{xy}$ .  |

IV      27, 28, 29x      Complement of these functions  
contains less number of  
complemented literals.






The remaining 22 circuits, 16, 39, 51, 52, 72,  
73, 74, 76, 77, 79, 80, 81, 70, 71, 39, 60, 62, 49, 19  
did not come under any group, and it might be possible  
to find another method to design them also. The  
rules given in Group I (1, 2, 3) may be applicable in  
the case of four variable functions also. Considerable  
labour is saved by these methods, which are easy and  
simple in application.

\*\*\*

REFERENCES

1. Caldwell S.H. "Switching Circuits and Logical Design"  
John Wiley & Sons, Inc. 1958.
  2. Phister M. Jr. "Logical Design of Digital computers"  
John Wiley and Sons Inc. 1958.
  3. Leo Hellerman "Catalogue of Three variable OR and AND  
Invert networks" IRE Trans. EC12 1963.
  4. Arjun Godhwani "On Implementation of NOR and NAND Logic  
in Digital Computers. " M.E. Thesis  
1963 University of Roorkee
  5. Maley G.A. & Earle John " Logic Design of Transistor  
Digital Computers " Prentice Hall Inc.  
1963.
  6. Biswas N.N., "Veitch Karnaugh Map" Letter to the Editor  
Control April 1965 P. 185.
-

APPENDICES

APPENDIX I

$\oplus$  Ring sum

$\downarrow$  NOR

$|$  NAND

APPENDIX II

Some properties of Ring sum implementation circuits are given which are of use in the minimal implementation of NAND logics.

1.  $a + b = ab' + a'b$


2.  $\overline{a + b} = \overline{a} + \overline{b} = a + b$

3.  $\overline{\overline{a} + \overline{b}} = a + b$


4.  $(a + b) c = ac + bc$

This is minimal implementation for  $a'b + ab'$


Now by adding some inputs some blocks, how the output varies is illustrated in the figures given in the following pages.




EXPRESSION  $x(a \oplus b)$




EXPRESSION  $a \oplus b + \bar{x}(a+b)$




EXPRESSION  $a'b + ab'x$




EXPRESSION  $a \oplus b + \bar{x}$




EXPRESSION  $x(a \oplus b)$



EXPRESSION  $x(a \oplus b)$




EXPRESSION  $\bar{a}b(x+a)$



HELLERMAN'S CATALOGUE OF NOR and NAND  
CIRCUITS OF THREE VARIABLE  
FUNCTIONS




|      | NUMBER | EXPRESSION    |
|------|--------|---------------|
| NOR  | 1      | $a' b' c'$    |
| NAND | 177    | $a + b' + c'$ |




CIRCUIT NO 1

|      |     |           |
|------|-----|-----------|
| NOR  | 16  | $a'(b+c)$ |
| NAND | 217 | $a'+bc$   |




CIRCUIT NO 3

|      |     |             |
|------|-----|-------------|
| NOR  | 259 | $c + a' b'$ |
| NAND | 52  | $c(a'+b')$  |




CIRCUIT N 5

|      | NUMBER | EXPRESSION  |
|------|--------|-------------|
| NOR  | 376    | $a + b + c$ |
| NAND | 200    | $a b c$     |




CIRCUIT NO 2

|      |     |               |
|------|-----|---------------|
| NOR  | 2   | $a' b' c$     |
| NAND | 277 | $a' + b' + c$ |




CIRCUIT NO 4

|      |     |           |
|------|-----|-----------|
| NOR  | 357 | $a'(b+c)$ |
| NAND | 10  | $a' b c$  |




CIRCUIT NO 6

|      | NUMBER | EXPRESSION |      | NUMBER | EXPRESSION |
|------|--------|------------|------|--------|------------|
| NOR  | 19     | $a'(b'+c)$ | NOR  | 260    | $(a+b)L$   |
| NAND | 57     | $a'+b'c$   | NAND | 352    | $ab+ac$    |




CIRCUIT NO. 7




CIRCUIT NO 8

|      |     |          |      |     |          |
|------|-----|----------|------|-----|----------|
| NOR  | 352 | $ab+ac$  | NOR  | 10  | $a'bc$   |
| NAND | 250 | $(a+b)c$ | NAND | 357 | $a'+b+c$ |




CIRCUIT NO. 9




CIRCUIT NO. 10

|      |     |           |      |     |           |
|------|-----|-----------|------|-----|-----------|
| NOR  | 256 | $a'b+c$   | NOR  | 277 | $a'+b'+c$ |
| NAND | 212 | $(a'+b)c$ | NAND | 2   | $a'b'c$   |




CIRCUIT NO 11




CIRCUIT NO. 12

|      | NUMBER | EXPRESSION  |
|------|--------|-------------|
| NOR  | 37     | $a' + b'c'$ |
| NAND | 7      | $a'(b'+c')$ |




CIRCUIT NO 13

|      | NUMBER | EXPRESSION  |
|------|--------|-------------|
| NOR  | 7      | $a'(b'+c')$ |
| NAND | 37     | $a' + b'c'$ |




CIRCUIT NO 14

|      |     |           |
|------|-----|-----------|
| NOR  | 212 | $(a'+b)c$ |
| NAND | 256 | $ctd'b$   |




CIRCUIT NO 15

|      |     |            |
|------|-----|------------|
| NOR  | 254 | $a'b + ac$ |
| NAND | —   | —          |




CIRCUIT NO - 16

|      |   |            |
|------|---|------------|
| NOR  | — | —          |
| NAND | — | $a'b + ac$ |




CIRCUIT NO 16X

|      |   |             |
|------|---|-------------|
| NOR  | — | —           |
| NAND | — | $a + b + c$ |




CIRCUIT NO - 17

|      | NUMBE | EXPRESSION / |  | NUMBE | EXPRESSION. |
|------|-------|--------------|--|-------|-------------|
| NOR  |       |              |  | NOR   |             |
| NAND |       |              |  | NAND  |             |




18




19

|      |  |  |      |  |  |
|------|--|--|------|--|--|
| NOR  |  |  | NOR  |  |  |
| NAND |  |  | NAND |  |  |




20




21

|      |  |  |      |  |  |
|------|--|--|------|--|--|
| NOR  |  |  | NOR  |  |  |
| NAND |  |  | NAND |  |  |




22




22X

|      | NUMBE | EXPRESSION |      | EXPRESSION |
|------|-------|------------|------|------------|
| NOR  |       |            | NOR  |            |
| NAND |       |            | NAND |            |




QUESTION 23




QUESTION 24

|      |  |  |      |     |  |
|------|--|--|------|-----|--|
| NOR  |  |  | NOR  | 177 |  |
| NAND |  |  | NAND | 1   |  |




QUESTION 25




QUESTION 26

|      |  |  |      |  |  |
|------|--|--|------|--|--|
| NOR  |  |  | NOR  |  |  |
| NAND |  |  | NAND |  |  |




QUESTION 27




QUESTION 28

|      | NUMBER | EXPRESSION |      | NUMBER | EXPRESSION |
|------|--------|------------|------|--------|------------|
| NOR  |        |            | NOR  |        |            |
| NAND |        |            | NAND |        |            |




CIRCUIT NO 29




CIRCUIT NO 29X

|      |  |             |      |     |             |
|------|--|-------------|------|-----|-------------|
| NOR  |  | $a'b + b'c$ | NOR  | 56  | $a'b + b'c$ |
| NAND |  | $a'b' + bc$ | NAND | 213 | $a'b' + bc$ |




CIRCUIT NO 30




CIRCUIT NO-31







|      |     |                 |      |     |                   |
|------|-----|-----------------|------|-----|-------------------|
| NOR  | 6   | $a'(b'c + bc')$ | NOR  | 76  | $a'b + ab' + a'c$ |
| NAND | 237 | $a'(bc + b'c')$ | NAND | 203 | $abc + a'b'$      |




CIRCUIT NO 32




CIRCUIT NO 33

|   | NUMBER | EXPRESSION      |   | NUMBER | EXPRESSION        |
|---|--------|-----------------|---|--------|-------------------|
| NOR   | 274    | $a(b'+c)+a'b$   | NOR   | -      | -                 |
| NAND  | -      | -               | NAND  | 230    | $ab'c'+bc$        |
|  <p>CIRCUIT NO 34</p>    |        |                 |  <p>CIRCUIT NO 34x</p>  |        |                   |
| NOR   | 276    | $a'b + ab' + c$ | NOR   | 32     | $a'c + a'b'c'$    |
| NAND  | 202    | $(ab + a'b')c$  | NAND  | -      | -                 |
|  <p>CIRCUIT NO- 35</p> |        |                 |  <p>CIRCUIT NO 36</p> |        |                   |
| NOR   | -      | -               | NOR   | 36     | $a'(b+c) + a'bc'$ |
| NAND  | 233    | $bc + b'(a+c)$  | NAND  | 207    | $a'(b'+c') + abc$ |
|  <p>CIRCUIT NO 36x</p> |        |                 |  <p>CIRCUIT NO 37</p> |        |                   |

|      | NUMBER | EXPRESSION      |      | NUMBER | EXPRESSION       |
|------|--------|-----------------|------|--------|------------------|
| NOR  | 276    | $a'b + ab' + c$ | NOR  | 216    | $a'b + a'c + bc$ |
| NAND | 202    | $(ab + a'b')c$  | NAND | 216    | $a'b + a'c + bc$ |




CIRCUIT NO 38




CIRCUIT NO 39

|      |     |              |      |     |                   |
|------|-----|--------------|------|-----|-------------------|
| NOR  | 230 | $ab'c' + bc$ | NOR  | —   | —                 |
| NAND | —   | —            | NAND | 274 | $a'b' + ac + a'b$ |




CIRCUIT NO 40




CIRCUIT NO. 40x

|      |     |                  |      |     |                 |
|------|-----|------------------|------|-----|-----------------|
| NOR  | 216 | $a'b + a'c + bc$ | NOR  | 202 | $(ab + a'b')c$  |
| NAND | 216 | $a'b + a'c + bc$ | NAND | 276 | $a'b + ab' + c$ |




CIRCUIT NO 41




CIRCUIT NO 42



|      | NUMBER | EXPRESSION        |      | NUMBER | EXPRESSION    |
|------|--------|-------------------|------|--------|---------------|
| NOR  | 233    | $a'b' + b'c + bc$ | NOR  | —      | —             |
| NAND | —      | —                 | NAND | 32     | $a'c + ab'c'$ |




CIRCUIT NO 43




CIRCUIT NO 43X

|      |     |                      |      |    |                 |
|------|-----|----------------------|------|----|-----------------|
| NOR  | 275 | $a(b'+c) + a'(b+c')$ | NOR  | —  | —               |
| NAND | —   | —                    | NAND | 30 | $a'b'c' + a'bc$ |




CIRCUIT NO 44




CIRCUIT NO 44X

|      |     |                  |      |     |                    |
|------|-----|------------------|------|-----|--------------------|
| NOR  | 216 | $a'b + a'c + bc$ | NOR  | 36  | $a'(b+c) + a'b'c'$ |
| NAND | 216 | $a'b + a'c + bc$ | NAND | 207 | $a'(b'c') + abc$   |




CIRCUIT NO 45




CIRCUIT NO 46

|      | NUMBER | EXPRESSION       |
|------|--------|------------------|
| NOR  | 232    | $c(a+b) + c'ab'$ |
| NAND | -      | -                |




CIRCUIT NO 47

|      | NUMBER | EXPRESSION       |
|------|--------|------------------|
| NOR  | -      | -                |
| NAND | 232    | $c(a+b) + c'ab'$ |




CIRCUIT NO 4x

|      |     |                  |
|------|-----|------------------|
| NOR  | 237 | $bc + b'c' + a'$ |
| NAND | 6   | $b'c + bc' + a'$ |




CIRCUIT NO 48

|      |     |                   |
|------|-----|-------------------|
| NOR  | 203 | $abc + a'b'$      |
| NAND | 76  | $a'b + ab' + a'c$ |




CIRCUIT NO 49

|      |     |                   |
|------|-----|-------------------|
| NOR  | 201 | $abc + a'b'c'$    |
| NAND | 176 | $ab' + bc' + a'c$ |




CIRCUIT NO 50

|      |     |                         |
|------|-----|-------------------------|
| NOR  | 351 | $ab + ac + bc + a'b'c'$ |
| NAND | 150 | $a'bc + ab'c + abc'$    |




CIRCUIT NO 51

|      | NUMBER | EXPRESSION    |
|------|--------|---------------|
| NOR  | 31     | $a'bc + b'c'$ |
| NAND | -      | -             |




CIRCUIT NO 52

|      | NUMBER | EXPRESSION         |
|------|--------|--------------------|
| NOR  | -      | -                  |
| NAND | 75     | $a'b + ab' + a'c'$ |




CIRCUIT NO 52x

|      |     |                  |
|------|-----|------------------|
| NOR  | 157 | $a' + b'c + bc'$ |
| NAND | 11  | $a'(b'c' + bc)$  |




CIRCUIT NO 53

|      |    |                    |
|------|----|--------------------|
| NOR  | 75 | $a'b + ab' + a'c'$ |
| NAND | -  | -                  |




CIRCUIT NO 54

|      |    |               |
|------|----|---------------|
| NOR  | -  | -             |
| NAND | 31 | $a'bc + b'c'$ |




CIRCUIT NO 54x

|      |    |                     |
|------|----|---------------------|
| NOR  | 53 | $a'b' + c(a' + b')$ |
| NAND | 53 | $a'b' + c(a' + b')$ |




CIRCUIT NO 55

|      | NUMBER | EXPRESSION              |      | NUMB | EXPRESSION        |
|------|--------|-------------------------|------|------|-------------------|
| NOR  | 256    | $a'b + a'c + b'c + bc'$ | NOR  | 176  | $ab' + bc' + a'c$ |
| NAND | 211    | $a'b'c' + bc$           | NAND | 201  | $abc + a'b'c'$    |




CIRCUIT NO 56




CIRCUIT NO 57

|      |     |                            |      |    |                |
|------|-----|----------------------------|------|----|----------------|
| NOR  | 26  | $a'b'c + a'bc' + abc'$     | NOR  | 30 | $a'b'c' + abc$ |
| NAND | 227 | $a'b' + b'c' + b'c' + abc$ | NAND | —  | —              |




CIRCUIT 58




CIRCUIT NO 59

|      |     |                         |      |    |              |
|------|-----|-------------------------|------|----|--------------|
| NOR  | —   | —                       | NOR  | 54 | $a'b + abc'$ |
| NAND | 215 | $ab' + a'b + ac + a'c'$ | NAND | —  | —            |




CIRCUIT NO 59x




CIRCUIT NO 60

|      | NUMBER | EXPRESSION       |      | NUMBER | EXPRESSION      |
|------|--------|------------------|------|--------|-----------------|
| NOR  | —      | —                | NOR  | 50     | $a'bc + ab'c$   |
| NAND | 255    | $bc + a'c' + ac$ | NAND | 353    | $c + ab + a'b'$ |




CIRCUIT NO 60x




CIRCUIT NO 61

|      |     |                    |      |    |               |
|------|-----|--------------------|------|----|---------------|
| NOR  | 157 | $a' + b'c + bc'$   | NOR  | 31 | $a'bc + b'c'$ |
| NAND | 11  | $a' + (b'c' + bc)$ | NAND | —  | —             |




CIRCUIT NO 62




CIRCUIT NO 63

|      |    |                    |      |    |                   |
|------|----|--------------------|------|----|-------------------|
| NOR  | —  | —                  | NOR  | 55 | $a'(b+c') + ab'c$ |
| NAND | 75 | $a'b + ab' + a'c'$ | NAND | —  | —                 |




CIRCUIT NO 63x




CIRCUIT NO 64

|      | NUMBER | EXPRESSION        |
|------|--------|-------------------|
| NOR  | —      | —                 |
| NAND | 55     | $a'(b+c') + ab'c$ |




CIRCUIT NO 64x

|      | NUMBER | EXPRESSION        |
|------|--------|-------------------|
| NOR  | 55     | $a'(b+c') + ab'c$ |
| NAND | —      | —                 |




CIRCUIT NO 65

|      |    |                   |
|------|----|-------------------|
| NOR  | —  | —                 |
| NAND | 55 | $a'(b+c') + ab'c$ |




CIRCUIT NO 65x

|      |     |                          |
|------|-----|--------------------------|
| NOR  | 236 | $a'c + bc + a'b + ab'c'$ |
| NAND | 206 | $a'b'c + a'bc' + abc$    |




CIRCUIT NO 66

|      |     |                     |
|------|-----|---------------------|
| NOR  | 207 | $a'b' + a'c' + abc$ |
| NAND | 36  | $a'b + a'c + ab'c'$ |




CIRCUIT NO 67

|      |     |                    |
|------|-----|--------------------|
| NOR  | 152 | $a'c + b'c + abc'$ |
| NAND | 251 | $ac + bc + a'b'c'$ |




CIRCUIT NO 68

|      | NUMBER | EXPRESSION               |
|------|--------|--------------------------|
| NOR  | 206    | $a'b'c + d'bc' + abc$    |
| NAND | 236    | $a'c + bc + a'b + ab'c'$ |




CIRCUIT NO 69

|      | NUMBER | EXPRESSION                |
|------|--------|---------------------------|
| NOR  | 236    | $a'e + bc + a'b + a'b'c'$ |
| NAND | 206    | $a'b'c + a'bc' + abc$     |




CIRCUIT NO 70

|      |     |                           |
|------|-----|---------------------------|
| NOR  | 236 | $a'e + bc + a'b + a'b'c'$ |
| NAND | 206 | $abc + a'b'c' + a'bc'$    |




CIRCUIT NO 71

|      |     |                         |
|------|-----|-------------------------|
| NOR  | 150 | $a'bc + a'b'c + abc'$   |
| NAND | 351 | $ab + ac + bc + a'b'c'$ |




CIRCUIT NO 72

|      |     |                           |
|------|-----|---------------------------|
| NOR  | 153 | $a'c + a'b' + b'c + abc'$ |
| NAND | 51  | $a'b'c' + a'bc + abc'$    |




CIRCUIT NO 73

|      |     |                           |
|------|-----|---------------------------|
| NOR  | 153 | $a'c + a'b' + b'c + abc'$ |
| NAND | 51  | $a'b'c' + a'bc + abc'$    |




CIRCUIT NO. 74

|      | NUMBER | EXPRESSION             |      | NUMBER | EXPRESSION               |
|------|--------|------------------------|------|--------|--------------------------|
| NOR  | 75     | $a'b'c' + a'bc + abc'$ | NOR  | 51     | $a'b'c' + a'bc + abc$    |
| NAND | 51     | $a'b'c' + a'bc + abc$  | NAND | 153    | $a'c + a'b' + bc + abc'$ |




CIRCUIT NO 75




CIRCUIT NO 76

|      |     |                              |      |     |                           |
|------|-----|------------------------------|------|-----|---------------------------|
| NOR  | 151 | $a'bc + a'b'c + abc' + abc'$ | NOR  | 153 | $a'c + a'b' + b'c + abc'$ |
| NAND | 151 | $a'bc + abc + abc' + a'b'c'$ | NAND | 51  | $a'b'c' + a'bc + a'bc$    |




CIRCUIT NO 77




CIRCUIT NO 78

|      |     |                             |      |     |                              |
|------|-----|-----------------------------|------|-----|------------------------------|
| NOR  | 227 | $a'b'c + a'c' + b'c' + abc$ | NOR  | 226 | $abc + a'b'c + a'b'c' + abc$ |
| NAND | 25  | $a'b'c + a'b'c' + abc'$     | NAND | 226 | $abc + a'b'c' + a'bc' + abc$ |



CIRCUIT NO 79



CIRCUIT NO 80