

# **SILICON NANOWIRE CMOS CIRCUIT DESIGN AND RELIABILITY**

**Ph.D. THESIS**

*by*

**OM PRAKASH**



**DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING  
INDIAN INSTITUTE OF TECHNOLOGY ROORKEE  
ROORKEE - 247667, INDIA  
APRIL, 2019**



# **SILICON NANOWIRE CMOS CIRCUIT DESIGN AND RELIABILITY**

**A THESIS**

*Submitted in partial fulfilment of the  
requirements for the award of the degree*

*of*

**DOCTOR OF PHILOSOPHY**

*in*

**ELECTRONICS AND COMMUNICATION ENGINEERING**

*by*

**OM PRAKASH**



**DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING  
INDIAN INSTITUTE OF TECHNOLOGY ROORKEE  
ROORKEE – 247667 (INDIA)  
APRIL, 2019**







**©INDIAN INSTITUTE OF TECHNOLOGY ROORKEE, ROORKEE- 2019  
ALL RIGHTS RESERVED**



# INDIAN INSTITUTE OF TECHNOLOGY ROORKEE ROORKEE

## CANDIDATE'S DECLARATION

I hereby certify that the work which is being presented in the thesis entitled “**SILICON NANOWIRE CMOS CIRCUIT DESIGN AND RELIABILITY**” in partial fulfilment of the requirements for the award of the Degree of Doctor of Philosophy and submitted in the Department of Electronics and Communication Engineering of the Indian Institute of Technology Roorkee, Roorkee is an authentic record of my own work carried out during a period from September, 2013 to April, 2019 under the supervision of Dr. S. K. Manhas, Associate Professor, Department of Electronics and Communication Engineering, Indian Institute of Technology Roorkee, Roorkee.

The matter presented in this thesis has not been submitted by me for the award of any other degree of this or any other Institute.

**(OM PRAKASH)**

This is to certify that the above statement made by the candidate is correct to the best of my knowledge.

Date: \_\_\_\_\_

**(S. K. Manhas)**  
Supervisor





## ABSTRACT

---

Silicon nanowire (SiNW) FET is one of the most promising candidates at extremely scaled technology nodes due to its superior channel controllability and CMOS compatibility. An accurate physics-based compact model is necessary for process and circuit design engineer to predict the available silicon data for highly scaled dimensions. Moreover, the model can also be used to accelerate the device-circuit co-optimization, which will reduce the fabrication cost and development cycle at the starting phase of future technology. In this study, we develop a unified Verilog-A compact model for lateral SiNW FET circuit design and analysis. The compact model incorporates important nanoscale effects as well as the geometry-dependent parasitic capacitances and resistance models. The parasitic models are scalable and TCAD calibrated. The Verilog-A model is calibrated to accurately match with reported experimental and TCAD based single & multiwire SiNW FET I-V and C-V characteristics.

We have designed SiNW FET based basic core logic gates such as INVERTER, NAND, NOR, Buffer, XOR, XNOR and analyzed their performance. It is seen that the SiNW CMOS based logic gates have better power dissipation (~3-4X), energy-delay product (~2-3X), and power delay product (~3X) compared to corresponding FinFET based designs. Further, we have examined stability metrics (e.g., read, write noise margins and access time), geometrical variability, and layout area optimization of SiNW FET based 6T SRAM employing multiwire sizing technique. The different NW SRAM design configurations (e.g., C\_111, C\_123, etc., where C\_111 denotes the number of wires in pull up (PU), access (ACC), and pull down (PD) transistors respectively) are investigated. Among all design configurations, C\_112 is found to be the best configuration considering overall performances such as write stability, speed, layout area, and variability tolerance.

Bias temperature instability (BTI) is one of the major reliability concern at nanoscale nodes and requires an accurate model to predict device and circuit performance. BTI includes negative bias temperature instability (NBTI) and positive bias temperature instability (PBTI), which occurs on p and n-type SiNW FET devices respectively. The stress and recovery BTI model for Si NW FET is obtained from the experimental SiNW FETs using a range of stress voltage, time, and temperature. Thereafter, the developed Verilog-A compact model is integrated with

the BTI model for nanowire (NW) CMOS circuit simulation and design. It is found that NBTI is more pronounced in SiNW FET compared to FinFET and planar MOSFETs. This is attributed to its cylindrical gate structure resulting in enhanced 2-D hydrogen diffusion and stress-induced Si/SiO<sub>2</sub> traps. Using the developed model, the impact of NBTI on NW CMOS circuits: inverter, 13-stage ring oscillator (RO), and 6T SRAM performance is analyzed. It is found that initially (for 1 year of a lifetime) due to fast trapping, inverter delay, and RO frequency degrade rapidly and saturates in long-term 10-year lifetime. Further, the combined impact of NBTI and PBTI are analyzed in circuits and a method is proposed to mitigate their impact. We demonstrated that the delay degradation is circuit topology dependent in which series-connected transistors are more prone to degradation due to PBTI (NBTI) in NAND (NOR) gates. Finally, the design of SRAM cell employing multi-wire sizing technique is investigated. It is found that the SRAM cell design margins are configuration dependent in which impact of BTI degrades the RNM by 15 % - 30 % and WNM improves by 5 % - 8 % for 10-year lifetime. We show that the BTI impact on SRAM cells is configuration dependent, which can be reduced by using appropriate design configuration. This study underscores the need for mitigating BTI degradation in NW CMOS, both at the device and circuit level.

Finally, the combined impact of time zero variability and BTI reliability on the core logic gates and read/write stability of the 6T SRAM cell is investigated. We found that the combined impact of time zero variability and BTI reliability degrades the mean and sigma value of circuit delay and SRAM RNM stability. We propose a method to minimize degradation under the influence of variability and reliability by selecting appropriate NW FET design configuration. It is found that overall the C<sub>112</sub> is the best SRAM cell design configuration, having higher read/write reliability and variability tolerance. The comprehensive predictive model framework presented here is a valuable tool for variability and reliability-aware SiNW CMOS circuit design and analysis. The results and developed model of SiNW FET presented in this thesis are important benchmarks for the future studies in SiNW CMOS circuit design.

## ACKNOWLEDGEMENT

---

First and foremost, I would like to take this opportunity to express my gratitude to my supervisor, Dr. Sanjeev Manhas for his encouragement, advice, continuous moral support, help, and enthusiasm throughout my research work.

I would like to express my sincere thanks to Prof. A. K Saxena, Dr. Sudeb Dasgupta, Dr. Anand Bulusu of Microelectronics and VLSI (MEV) group for their valuable suggestion, technical discussion and broadening my prospective. I am grateful to Prof. Debashis Ghose, Head of Department for academic support and facilities provided to carry out the research work. I am very much obliged to Prof. G. D Verma, Department of Physics for sparing his precious time to review my Ph.D work as an external examiner at every stage.

My sincere thanks to the faculty of Microelectronics and VLSI Technology group, Department of Electronics and Communication Engineering at Indian Institute of Technology Roorkee, for the technical discussion, which have helped me in dealing with the problem I encountered during the thesis. I am grateful to Dr. Amalendu Patnaik, Chairman (DRC/SRC) for sparing his precious time regardless of all busy schedules to carefully examine my research progress time to time and provide valuable suggestions.

I would like to give special thanks to my senior Dr. Satish Maheshwaram for all the support and guidance throughout my Ph.D. It would be difficult for me to complete my Ph.D without his consistent motivation and guidance. Apart from the research work, I also would like to thank him for the number of bike trips in Uttarakhand and Guwahati such as Bhadrinath, valley of flowers, Auli, Khursu, and Cherrapunji.

I would like to sincerely thank senior research scholar of Microelectronics and VLSI group, Dr. Baljit Kaur, Dr. Pankaj Pal, Dr. Ramesh, Dr. Manoj Majumdar, Dr. Shivam Verma, Dr. Prateek Dolas, Dr. Archana Pandey, Dr. Savitesh, Dr. Jaggu sir, Dr. Gaurav, Dr. Sneha for all the technical discussion, moral support and motivation during Ph.D.

Most importantly, I would like to thank my PhD friends Dinesh, Arvind, Sukwinder, Sandeep, Narendra, Inder, Upendra Mohan Bhatt, Govinda, Kumar Goodwill, Priyamwada, Poorvi, Ruchi, Himanshu, Yuvaraj, Ajeet, Abhishek, Mandeep, Satendra, Sourabh, Shashank, Navjeet, Neeraj, Prabhat, Lalit, Nitanshu for all the fun in the form of technical discussion, mess table gossip, games and trips.

I am thankful to the M.Tech students Manjeet, Ashish, Sanjay, Mohitsharma, Lalit, Yogesh, Parmeshwar, Prerna, Shilpa, Naresh, Swen, Shobhit, Richa, Shruti, Niharika, Mohit, Amit, Pitul, Raghav, Kaushal, Kaustav for all the fun like technical, nontechnical discussions specially during tea time and weekend cricket game.

I would like to thank the EICT members, Prateek, Nikhil and Shubhrata for all the support during my Ph.D and specially providing me a smart class room for presentation.

Last but not the least, I am highly indebted to my mother Smt. Savitri Devi and my father Sh. Kallu Prasad whose affection, love, believe and blessings have been a source of light for the successful completion of my work. I would like to thanks my Nana, Nani, Mama, Mami, brother, sister, sister in law and cousins for helping me during the ups and downs in the pursuit of my work. Without their encouragement and well wishes, I could not have come to this stage of life. I offer my sincere gratitude to the Almighty for giving me the right inspiration at right time, blessing me with all the good fortunes and the company of right people who helped me to move toward the aspiration of life.

Date:

Place:

(Om Prakash)

# CONTENTS

ABSTRACT.....	i
ACKNOWLEDGEMENT .....	iii
CONTENTS.....	v
LIST OF FIGURES .....	ix
LIST OF TABLES .....	xv
ABBREVIATIONS AND SYMBOLS.....	xvii
1 CHAPTER .....	1
Introduction.....	1
1.1 CMOS Scaling and Advanced MOSFET Structures.....	1
1.2 Lateral Silicon Nanowire Field Effect Transistor .....	2
1.3 Compact Modeling of Multi-Gate Devices .....	3
1.4 Compact Negative/Positive Bias Temperature Instability .....	5
1.5 Motivation .....	5
1.6 Objectives.....	6
1.7 Outline of the Work.....	7
2 CHAPTER .....	11
SiNW FET Compact Modeling and BTI Reliability: Literature Review .....	11
2.1 SiNW FET Compact Modeling.....	11
2.2 Negative Bias Temperature Instability (NBTI).....	13
2.2.1 NBTI Background.....	13
2.2.2 NBTI Mechanism.....	14
2.2.3 NBTI Recovery Behavior .....	15
2.3 Positive Bias Temperature Instability (PBTI) in nMOSFETs.....	16
2.4 The Experimental Signature of BTI and Modeling Approach.....	17
2.5 Impact of BTI on Circuit Performance.....	18
2.6 Technical Gaps .....	20

3	CHAPTER .....	23
	SiNW FET Compact Modeling .....	23
3.1	Introduction .....	23
3.2	Core Model Descriptions .....	24
3.3	Advance Physical Effects for Short Channel Devices .....	28
3.3.1	Mobility Degradation.....	30
3.3.2	Velocity Saturation and Drain Saturation Voltage .....	30
3.4	Geometry Dependent Parasitic Capacitance Model.....	31
3.5	Geometry Dependent Parasitic Resistance Model .....	33
3.6	Asymmetric SiNW FET Device.....	34
3.7	TCAD SETUP and SiNW FET Device Structure .....	35
3.8	Calibration of Compact Model with TCAD and Fabricated Data .....	38
3.8.1	Single wire TCAD calibration .....	38
3.8.2	Multi Wire I-V and C-V Calibration .....	39
3.9	Implementation of Model for Circuit Simulation .....	40
3.10	Summary.....	42
4	CHAPTER .....	43
	Silicon Nanowire FET based Circuit Design and Analysis .....	43
4.1	Introduction .....	43
4.2	Logic Gates Design .....	44
4.2.1	Sizing of Logic Gates.....	44
4.2.2	Propagation Delay, Input Output Characteristic of Inverter and Input Capacitance of Logic Gates.....	45
4.2.3	Power Dissipation .....	47
4.3	Logic Gates Performance Analysis .....	48
4.3.1	Inverter, NAND, and NOR Gate Performance Analysis .....	48
4.3.2	Buffer, XOR, and XNOR Gates Performance Analysis .....	51
4.3.3	Impact of V <sub>dd</sub> scaling on the delay, energy, EDP and PDP on Inverter .....	57

4.4	SRAM Cell Design and Analysis .....	59
4.4.1	Read Stability .....	59
4.4.2	Write Stability .....	61
4.5	Dynamic Analysis of SiNW SRAM Cell .....	62
4.5.1	Read Access Time .....	62
4.5.2	Write Access Time .....	63
4.6	SRAM Cell Area Optimization .....	64
4.7	SiNW SRAM Variability Analysis .....	65
4.7.1	Impact of Variability on Read and Write Stability .....	67
4.7.2	Effect of Voltage Scaling on the Variability of SRAM Cell Performance .....	69
4.8	Summary .....	71
5	CHAPTER .....	73
	Silicon Nanowire CMOS BTI Modeling .....	73
5.1	Introduction .....	73
5.2	Negative Bias Temperature Instability in pSiNW FET .....	73
5.2.1	Device Structure and Experimental Setup .....	73
5.2.2	Model Description during Stress Phase .....	74
5.3	SiNW FET NBTI Recovery Modeling .....	77
5.4	Integrated NBTI Model for NW Circuit Simulation .....	78
5.5	Positive Bias Temperature Instability (PBTI) in nSiNW FET .....	80
5.5.1	Model Description of n-SiNW FET during Stress Phase .....	80
5.6	Compact Model Incorporating BTI for Circuit Simulation .....	82
5.6.1	NBTI Model Incorporation for 10 nmSiNW FET Circuit Simulation .....	82
5.7	Summary .....	85
6	CHAPTER .....	87
	Impact of BTI Reliability on NW Circuits .....	87
6.1	Introduction .....	87
6.2	Impact of NBTI on NW Circuit Performance .....	87

6.2.1	Inverter and Ring Oscillator Performance under NBTI.....	88
6.2.2	SRAM Cell Stability .....	89
6.3	Effect of BTI (NBTI+PBTI) on NW Circuits Performance.....	92
6.3.1	Impact of BTI on Logic Gates .....	93
6.3.2	Impact of BTI on ISCAS 85 C17 Circuit.....	95
6.3.3	Impact of BTI on the Read Stability of SRAM Cell.....	95
6.3.4	Effect of BTI on the Word Trip Voltage of SRAM Cell .....	97
6.4	Impact of Time Zero Variability and BTI Reliability .....	99
6.5	Summary .....	104
7	CHAPTER .....	107
	Conclusion & Future Scope.....	107
7.1	Conclusion.....	107
7.2	Future Scope.....	111
	BIBLIOGRAPHY.....	113
	PUBLICATIONS.....	131
	APPENDIX.....	132



## LIST OF FIGURES

Figure 1.1 Evolution of device structure from single gated to GAA NW FET[1].	1
Figure 1.2 3D view of SOI multi-silicon nanowire FET device.	3
Figure 1.3 Flow chart for the development of compact model [27].	4
Figure 2.1 Prospective 2D view of silicon nanowire (NW) FET device during stress.	15
Figure 2.2 Prospective 2D view of silicon nanowire (NW) FET device during recovery.	16
Figure 3.1 Schematic view of lateral SiNW FET.	24
Figure 3.2 Shows the comparison of nSiNW FET device characteristic between model and TCAD (a) $I_d-V_g$ , (b) $I_d-V_d$ .	26
Figure 3.3 (a-b) Capacitance voltage comparison of a n/p-SiNW FET as a function of $V_{gs}$ at $V_{ds}=0V$ obtained from model and TCAD results.	27
Figure 3.4 2D cross sectional view of SiNW FET with extension length and parasitic capacitance. The parasitic components are divided into four parts $C_{side}$ , $C_{of}$ , $C_{ov}$ , and $C_{if}$ , where $C_{of}$ is further divided into $C_{ofgsd}$ and $C_{of-gex}$ .	32
Figure 3.5 2D cross section view of SiNW FET device showing equivalent resistance network to calculate the total resistance.	33
Figure 3.6 (a-b) shows the 3D and 2D cross sectional view of n/p SiNW FET respectively.	35
Figure 3.7 Comparison of (a) $I_d-V_g$ , (b) $I_d-V_d$ characteristics of a n/p SiNW FET between model prediction and TCAD.	38
Figure 3.8 Comparison of fabricated data with model (a) shows the good agreement of $I_d-V_g$ with different $V_d$ , (b) $I_d-V_d$ for different $V_g$ .	39
Figure 3.9 Matching of model with TCAD for 2 and 3 wire SiNW (a) $I_d-V_g$ for 2 wire, (b) $I_d-V_g$ for 3 wire of channel SiNW FET.	39
Figure 3.10 Capacitance components of nSiNW FET as a function of $V_{gs}$ at $V_{ds}=0V$ obtain from model in comparison with TCAD (a) 1 wire, (b) 2 wire, and (c) 3 wire capacitance.	40
Figure 3.11(a) Schematic of SiNW FET inverter, (b) Inverter VTC matched with TCAD for different $V_{dd}$ .	41
Figure 3.12 Transient characteristic of inverter matched to TCAD result.	41
Figure 3.13 Model calculated $I_{ON}$ of the device and inverter delay compared to TCAD to change in extension length for SiNW FET.	41
Figure 4.1(a) Shows the schematic of an inverter (b) illustrates the schematic of NAND gates, digit numbering indicates the number of wires in parallel.	45
Figure 4.2 Shows the propagation delay and input slew.	46

Figure 4.3 Shows the input and output characteristic of the inverter. ....	47
Figure 4.4 (a-b) Average delay, energy consumption comparison between SiNW and FinFET based INV 1X for different input slew and load capacitance. ....	48
Figure 4.5 (a-b) Energy delay product (EDP), power delay product (PDP) comparisons between SiNW and FinFET based INV 1X for different input slew and load capacitance. ....	49
Figure 4.6 (a-b) Delay comparisons between SiNW and FinFET based NAND and NOR 1X for different input slew and load capacitance. ....	49
Figure 4.7 (a-b) Dynamic powerconsumption comparisons between SiNW and FinFET based NAND, NOR 1X for different input slew and load capacitance. ....	50
Figure 4.8 (a-b) Delay and power dissipation comparison between SiNW and FinFET based 2 stage buffer for different input slew and load capacitance. ....	52
Figure 4.9 (a-b) Energy consumption per cycle and energy delay product (EDP) comparison between SiNW and FinFET based 2 stage buffer for different input slew and load capacitance. ....	52
Figure 4.10 Power delay product (PDP) comparison between SiNW and FinFET based 2 stage buffer for different input slew and load capacitance. ....	53
Figure 4.11 Shows the delay comparison between Inveter and buffer at FO1 and FO4 load. ...	54
Figure 4.12 (a-b) Delay and power dissipation comparison between SiNW and FinFET based XOR gate for different input slew and load capacitance. ....	54
Figure 4.13 (a-b) Energy consumption per cycle and energy delay product (EDP) comparison between SiNW and FinFET based XOR for different input slew and load capacitance. ....	55
Figure 4.14 Power delay product (PDP) comparison between SiNW and FinFET based XOR for different input slew and load capacitance. ....	55
Figure 4.15 (a-b) Delay and power dissipation comparison between SiNW and FinFET based XNOR buffer for different input slew and load capacitance. ....	56
Figure 4.16 (a-b) Energy consumption per cycle and energy delay product (EDP) comparison between SiNW and FinFET based XNOR for different input slew and load capacitance. ....	57
Figure 4.17 Power delay product (PDP) comparison between SiNW and FinFET based XNOR for different input slew and load capacitance. ....	57
Figure 4.18 Shows the inverter delay, energy, energy delay product and power delay product with the supply voltage scaling. ....	58
Figure 4.19 (a) 6T SRAM cell schematic based on SiNW FET (C_112 configuration), (b) Butterfly curve for RNM in C_111, C_112 configuration. ....	59

Figure 4.20 (a) READ SNM of SiNW FET 6T SRAM cell in different configurations, (b) RNM comparison with voltage scaling between SiNW and published experimental FinFET, planar devices.....	60
Figure 4.21 (a) Butterfly curve for write ‘0’ operation, (b) WRITE SNM of SiNW FET 6T SRAM cell in various configurations.....	61
Figure 4.22 (a) Transient analysis during read operation in C_111 configuration, (b) Read access time (RAT) calculation for different configurations and comparison with the published experimental data. ....	63
Figure 4.23 (a) Node voltages of WAT for ‘0’ and ‘1’ in C_111 configuration, (b) Write access time (WAT) of SiNW FET 6T SRAM cell in different configurations.....	64
Figure 4.24 (a) Layout of 6T SRAM cell in C_112 configuration corresponding to, (b) layout area and comparison in various configurations.....	65
Figure 4.25 The N-curve characteristic in configuration C_112 under geometrical variation. ...	67
Figure 4.26 Normality plot of (a) SVNLM, (b) SINM, (c) WTV, and (d) WTI for different configuration normalized by the mean.....	68
Figure 4.27 Effect of supply voltage scaling on the (a) SVNLM, (b) SINM, (c) WTV, and (d) WTI due to geometrical variability.....	70
Figure 5.1 Cross sectional view of SiNW FET channel showing interface traps.....	74
Figure 5.2(a) NBTI induced $\Delta V_T$ comparison between experimental and model equation, (b) $\Delta V_T$ versus oxide electric field at different stress time.....	75
Figure 5.3 (a) NBTI induced $\Delta V_T$ comparison between experimental and model equation at different temperatures(for constant gate stress voltage of ( $V_{gs}=-4.5V$ ), (b) shows the $E_a$ value from the slope of $\Delta V_T$ and ( $1/kT$ ). ....	75
Figure 5.4 (a) NBTI benchmarking and comparison among different technologies: planar, FinFET and NW MOSFETs, (b) Oxide field comparisons of different technologies. ....	76
Figure 5.5 Shows the threshold voltage degradation for dynamic NBTI (Stress Voltage $V_{gs}=-4.5V$ ) at various temperature, and comparison between experimental data and model.....	78
Figure 5.6 Schematic diagram for an estimation of $\Delta V_T$ during AC Stress.....	79
Figure 5.7 (a) NBTI degradation for DC and AC stress under different duty cycles, (b) Show the asymptotic ratio of AC to DC ( $\gamma$ ) degradation with frequency. ....	80
Figure 5.8 Threshold voltage shift under the influence of positive gate stress (n-SiNW FET) in (a) Linear, (b) log plot.....	81
Figure 5.9 Shows the comparison of threshold voltage shift due to PBTI among nSiNW FET, planar MOSFETs and FinFET technology. ....	82

Figure 5.10 (a-b) Shows the shift in the $I_d-V_g$ characteristics on NW device under the influence of NBTI and PBTI respectively. ....	82
Figure 5.11 Shows the DC and AC $V_T$ degradation due to NBTI/PBTI in (a) log, (b) linear scale for 10 year of life time. ....	83
Figure 5.12 (a) Overview of the simulation flow for the prediction of circuit performance degradation due to BTI, (b) p/n-SiNW FET BTI equivalent circuit. ....	84
Figure 6.1 (a) Delay degradation of inverter at different duty cycle, (b) Absolute and percentage frequency degradation of the 13-stage SiNW FET based ring oscillator due to NBTI. ....	88
Figure 6.2 (a) The comparison of the relative delay degradation among SiNW, FinFET and planar CMOS inverters, (b) A comparison of 11-stage RO Frequency degradation between SiNW FET and planar CMOS technology at temperature 27 °C and 105°C. ....	89
Figure 6.3 (a) Schematic of SiNW FET based 6T SRAM cell in the C_111 configuration with the NBTI affected transistors. (C_111 denotes the number of wires in pull up, access and pull down transistor respectively), (b) shows butterfly curve for HSNM in C_111 and C_112 configurations. ....	89
Figure 6.4 (a-b) Show the HSNM and RNM degradation due to NBTI for the 10 year lifetime considering different configuration (open symbol shows the % degradation). ....	90
Figure 6.5 Shows write margin (WM) improvement over a 10 year lifetime. ....	91
Figure 6.6 (a) Shows insignificant impact of NBTI on the read current for 10 year life time, (b) Absolute value of write access time improvement over a 10 year lifetime. ....	92
Figure 6.7 Shows the schematic with NBTI/PBTI affected transistors of (a) Inverter, (b) NAND gate. ....	93
Figure 6.8 (a) Shows the effect of NBTI/PBTI on inverter delay degradation, (b) Comparison of delay between SiNW FET and planar MOSFET based inverter. ....	94
Figure 6.9 (a-b) Shows the effect of NBTI/PBTI on delay degradation of NAND/ NOR and comparison between SiNW FET and planar MOSFET. ....	94
Figure 6.10 (a) schematic of ISCAS85 C17 benchmark circuit, (b) propagation delay of each gate in benchmarked circuit. ....	95
Figure 6.11 (a) shows the schematic of SiNW FET 6T SRAM cell in C_111 configuration with NBTI/PBTI affected transistor, (b) read butterfly curve. ....	96
Figure 6.12 (a) Effect of PBTI on PD (NW2) transistor, (b) Combined impact of NBTI and PBTI on PU (NW3) and PD (NW2) transistor on read stability. ....	97
Figure 6.13 (a) The effect of PBTI on the WTV, (b) Effect of BTI (NBTI+PBTI) on the WTV in various SRAM cell configurations. ....	98

Figure 6.14 (a)  $V_T$  deviation ( $\sigma V_T$ ) due to NW geometry variation (R, L and  $t_{ox}$ ), (b) Impact of geometrical variation and comparison with FinFET on the  $I_{ON}$ . ..... 100

Figure 6.15 (a-c) shows the normality curve for INVERTER, NAND, and NOR delay under time zero variability and BTI reliability. .... 102

Figure 6.16 (a-c) RNM distribution under time zero and BTI variability, (d) shows the RNM variability ( $\sigma/\mu$ ) in different cell configurations. .... 103





## LIST OF TABLES

---

Table 4.1 Device dimensions used in the logic gate analysis.....	45
Table 4.2 Energy delay product of NAND and NOR gate. ....	50
Table 4.3 Power delay product of NAND and NOR gate.....	51
Table 5.1 NBTI model parameter values. ....	77
Table 5.2 NBTI/PBTI model parameters value. ....	81
Table 6.1 Read Noise Margin (Supply Voltage 0.9V).....	99







## ABBREVIATIONS AND SYMBOLS

---

ACC	Access Transistor
BL/BLB	Bit Lines
BWTV	Bit Line Write Trip Voltage
$C_{if}$	Inner Fringing Capacitance
CMOS	Complementary MOS
$C_{of}$	Outer Fringing Capacitance
$C_{ov}$	Overlap Capacitance
$C_{ox}$	Oxide Capacitance
CS	Common Source Amplifier
$C_{side}$	Sidewall Capacitance
D	Diameter
DIBL	Drain Induced Barrier Lowering
$E_a$	Activation Energy
$E_{ox}$	Stress Field
$\epsilon_{si}$	Permittivity of Silicon
F	Minimum Feature Size
FO	Fan Out
$f_{SCE}$	Short Channel Effect factor depends on $L_g$ and $\lambda$
H	Height of the cell
HSNM	Hold Static Noise Margin
k	Boltzmann Constant
LEG	Line Edge Roughness
$L_{EXT}$	Extension Length
$L_g$	Channel Length
MC	Monte Carlo
MGG	Metal Gate Granularity
NBTI	Negative Bias Temperature Instability
$n_i$	Intrinsic Carrier Potential
nSiNW	Silicon Nanowire of N-type
NW	Nanowire
PD	Pull Down Transistor

pSiNW	Silicon Nanowire of P-type
PU	Pull Up Transistor
q	Electronic Charge
QMC	Quantum Mechanical Confinements
RAT	Read Access Time
R <sub>CON</sub>	Contact Resistance
R <sub>EXT</sub>	Source/Drain extension resistance
RNM	Read Noise Margin
RO	Ring Oscillator
R <sub>sp</sub>	Spreading Resistance
R <sub>total</sub>	Total Resistance
SCE	Short Channel Effects
SINM	Static Current Noise Margin
SiNW FET	Silicon Nanowire FET
SRRV	Supply Read Retention Voltage
SS	Sub Threshold Slope
SVNM	Static Voltage Noise Margin
T	Temperature in Kelvin
TCAD	Technology Computer Aided Design
T <sub>CLK</sub>	Clock Period
t <sub>o</sub>	Stress Time
T <sub>ox</sub>	Gate Oxide Thickness
T <sub>PHL</sub>	High to Low Propagation Delay
T <sub>PLH</sub>	Low to High Propagation Delay
V <sub>read</sub>	Read Voltage
VTC	Voltage Transfer Characteristics
V <sub>th</sub>	Threshold Voltage
V <sub>WL</sub>	Word Line Voltage
W	Width of the Cell
WAT	Write Access Time
WM	Write Margin
WNM	Write Noise Margin
WRRV	Word Line Read Retention Voltage
WTI	Write Trip Current

WTV	Write Trip Voltage
WWTV	Word Line Write Trip Voltage
$\alpha$	Degradation Factor
$\lambda$	Feature Size
$\sigma V_T$	Threshold Voltage Deviation
$\Psi(\rho)$	Channel Potential
$\Delta V_{it}$	Interface Trapped Charges
$\Delta V_T$	Change in $V_T$
$\Delta V_{thr}(t)$	Degradation at time t
$\mu$	Mean Value of Noise Margin
$\mu_{deg}$	Mobility Degradation Factor
$\mu_{delay}$	Mean Value of Delay
$\mu_{RNM}$	Mean Value of RNM






# 1 CHAPTER

## Introduction

### 1.1 CMOS Scaling and Advanced MOSFET Structures

The need for higher packaging density, faster switching speed, lower power consumption, and the cheaper cost has been fueling persistent CMOS scaling over the last four decades. Scaling of traditional MOSFETs is achieved by the combination of a reduction in gate dielectric thickness, variation in body doping, and reduction in source/drain junction depth [1]–[3]. A thinner gate oxide enhances the gate control over the channel, but at the same time, it leads to an exponential increase in the gate oxide leakage current due to the tunneling across dielectric [4]. Moreover, high channel doping increases the surface electric field for a given inversion level and thus induces mobility degradation due to surface scattering and Coulomb scattering [5]. In addition, the larger body doping also exhibits random dopant fluctuation, consequently, instigates threshold voltage/current variations in scaled devices.



**Figure 1.1 Evolution of device structure from single gated to GAA NW FET[1].**

With the invention of advanced fabrication techniques, high-k gate dielectric, process induced strain [2], new device materials, the scalability of bulk CMOS is still limited due to extensive short-channel effects (SCEs) [3]. Therefore, the classical bulk MOSFET has been

replaced by silicon-on-insulator MOSFET (SOI) [4], Multi-gate devices such as double gate FinFET[5]–[8] and 3D devices such as tri-gate FinFET[5] and silicon nanowire (SiNW) FET [9]–[11]. Figure 1.1 shows the evolution of MOSFETs from the classical single gate through Multi-gate FinFETs to gate all around (GAA) or silicon nanowire FET for improvement in the electrostatic gate control [1]. Among all these devices, SiNW FET is the leading candidate in nanometer regime due to its extraordinary gate control capability, improved transport properties, short channel immunity, and CMOS compatibility [12], [13]. Moreover, SiNW FET employs a very thin undoped body to suppress surface leakage path, therefore, reduce SCEs. An undoped or lightly doped body eliminates threshold voltage ( $V_{th}$ ) variation due to random dopant fluctuation [14], enhances carrier transport resulting in higher ON current[15]. Unlike planar MOSFETs, the SiNW FET can be scaled without a proportional reduction in the gate oxide thickness[16]. Therefore, the SiNW FET is the most promising and potential device for the nanoscale regime.

## 1.2 Lateral Silicon Nanowire Field Effect Transistor

A simplified 3D view of SOI silicon multi nanowire (NW) FET structure is shown in Figure 1.2. The channel, including the extension length is surrounded by the gate oxide. Moreover, the channel region along with the oxide is surrounded by the gate electrode to form a gate of the NW transistor. By applying the appropriate gate bias, the channel conductivity can be modulated and after which the volume inversion is expected to occur in the device [17]. The volume inversion in Si-NW FET renders the channel charge carriers relatively free from the surface scattering [18]. Due to the unique cylindrical structure of NW, it has an advantage of relatively less sensitivity to many more process induced parameter (such as random dopant fluctuation (RDF)) variations compared to other technologies. Moreover, it has been observed that the SiNW FET based 2-inputs NAND gate shows a more than four times less performance variation than its planar MOSFET equivalent and nearly two times less than FinFET devices at the 32 nm and 45 nm technologies node, respectively [19]. In the case of planar MOSFETs and FinFETs, the variation in the oxide thickness strongly affects the strength of drive current and gate capacitance. However, in case of SiNWFET, the gate capacitance has a logarithmic dependence on oxide thickness due to the cylindrical structure which restricts the change in the drive current due to the oxide thickness variation to almost negligible. Further, the variation in channel length causes a lesser impact on the current drive strength of silicon nanowire FET as compared to planar MOSFETs [19]. In conclusion, NW FETs possesses a higher margin for

process parameter variations than planar and FinFET devices. In the planar MOSFETs and FinFETs the current drive can be modulated by varying channel length, width, Fin thickness and number of parallel fingers in the transistor. Whereas, in nanowire-based devices the current drive strength can be increased by changing the geometrical parameters such as diameter, channel length, extension length and a number of wires [20]. There have been numerous research groups and industries working on the SiNW FET device in the recent years such as IMEC [21], IBM [22], Samsung [23], Institute of Microelectronics Singapore (IME) [24], and Peking University Beijing. The nanowire devices have gained a lot of attention over the past decade due to excellent scalability [25]. This underlines the importance and potential of the multi-gate or novel devices to extend existing MOSFET scaling limits. Therefore, in order to analyze the multi-gate circuit design, variability, and reliability. Physics-based Verilog-A compact model integrated with the reliability model is needed for timely understanding and fast analysis of NW circuit performance.




Figure 1.2 3D view of SOI multi-silicon nanowire FET device.

### 1.3 Compact Modeling of Multi-Gate Devices

A physics-based compact model for Multi-Gate devices expresses in the mathematical form of its complex behavior, and it is implemented in a computer programming language like C or Verilog-A. Moreover, in order to evaluate the capability of such 3D devices in nanoscale regime, a compact model ((I-V), (C-V)), is essential, which can be used to evaluate circuit's performance in a short time. The compact model serves as the bridge between process technology and circuit design. The circuits are always precisely implemented and tested by circuit simulators such as HSPICE, and Cadence, where compact models represent a mathematical form of the complex behavior of device physics in the transistor. It enables the

balance between accuracy and simplicity. An accurate physics-based compact model allows the process and circuit design engineer to make a prediction beyond the available silicon data for highly scaled dimensions, and also enable fast device and circuit co-optimization. Figure 1.3 shows the flow chart for the development of the compact model.




Figure 1.3 Flow chart for the development of compact model [26].

Despite the fact that the implementation might consist thousands of lines of codes, it takes only a second for computer simulation tools like SPICE [45] to execute the code (for one transistor at a single bias point). One of the major challenges in compact modeling is to address convergence issues. Moreover, the model must be continuous over the entire voltage range (positive to negative voltage). The compact model for nanoscale devices should include all short channel effects like mobility degradation, velocity saturation, and quantum confinement. The model should also comprise scalable geometry dependent parasitic capacitance and resistance, which become highly dominating factors for nanoscale devices.



## 1.4 Compact Negative/Positive Bias Temperature Instability

NBTI is a physico-chemical mechanism, which occurs in negatively biased ( $V_{gs} < 0$ ) p-SiNW FET devices at an elevated temperature, and causes the generation of interface trap charges at Si/oxide interface. Consequently, there is an increase in the threshold voltage with time and hence, a reduction of current strength [27]. NBTI also exhibits a peculiar property of recovery, i.e., when bias is removed (for positive gate voltage) the threshold voltage of p-SiNW FET recovers towards its initial unstressed value. On the other hand, positive bias temperature instability (PBTI) has reemerged as an important reliability concern for n-MOS FET devices in an ultra-scaled transistor which can degrade the threshold voltage and  $I_{ON}$ . The shift in  $V_T$  due to PBTI in n-MOSFETS FET with stress voltage, temperature and stress time is due to (i) electron tunneling and trapping into the pre-existing oxide traps, (ii) newly generated traps in bulk oxide due to high oxide field [28], (iii) stress-induced defects in gate oxide during the fabrication process causing larger oxide charge trapping. The NBTI/PBTI threshold voltage modeling and the impact on SiNW FET circuits performance are presented in more detail in the further chapters.

## 1.5 Motivation

To overcome the scaling issues in planar MOSFET, novel devices like ultra-thin body FET, FinFET, silicon nanowire (SiNW) FET etc. have been proposed [1]. Among them, SiNW FET is considered as a most promising alternative to address the scaling challenges in 1X and below technology nodes, due to its excellent short channel effect (SCE) immunity, high  $I_{ON}/I_{OFF}$  ratio and CMOS compatibility [29].

In order to evaluate the capability of such 3D device in the nanoscale regime, a compact model is required for performance analysis through device circuit simulations. The model included all the nanoscale effect nanoscale effect and more importantly it includes the geometrical parasitic capacitance and resistance model which are highly dominating at the nanoscale regime.

However, in the new device structures and nano-scale technologies, reliability, variability, and circuit design are the big challenges that need to be understood and characterizes. The small device dimensions (e.g. channel length, oxide thickness) causes high lateral/vertical electric fields resulting in hot carrier induced degradation (HCI) [30], time-dependent dielectric breakdown (TDDB) and negative/positive bias temperature instability (N/PBTI). Among these

effects, NBTI and PBTI reliability are the most significant reliability concerns for any CMOS technology in sub-nanoscale nodes. Therefore, the predictive BTI threshold voltage model is necessary to develop for the long term prediction of NW device and circuit performances. In addition, the nanoscale device dimensions have brought a significant device to device random as well as systematic process-induced variation. It may lead to significant uncertainty in the circuit performance, which also needed to consider for circuit design and optimization.

In this thesis, we developed a comprehensive framework in which Verilog-A compact model integrated with a predictive BTI reliability model for NW circuit design and analysis. Our study establishes important benchmarks for NW CMOS circuit design. The presented model has a high potential for incorporation in circuit simulation tools.

## 1.6 Objectives

In this thesis, an accurate physics based Verilog-A compact model and bias temperature instability (BTI) model of silicon nanowire (SiNW) FET have been developed. Further, the developed BTI model is integrated into the compact model for NW CMOS circuit design and reliability analysis. The study has the following objectives:

- i. The silicon nanowire FET Verilog-A compact model is required which includes all the nanoscale effects and most importantly, it includes parasitic capacitance and resistance model for the accurate circuit simulations.
- ii. Analysis of the SiNW FET based 6T SRAM cell in terms of stability metrics (e.g. read, write noise margins and access time), layout area optimization and impact of geometrical variability and find the most suitable cell design for the best performance.
- iii. Bias temperature instability (BTI) is an important reliability issue for nanoscale 3D devices such as FinFETs and silicon nanowire FET. Therefore, the extensive device reliability characterization and threshold voltage predictive modeling is needed for reliable NW circuit design.
- iv. Develop a comprehensive framework in which Verilog-A compact model is integrated with BTI model for NW CMOS circuit design.
- v. The impact of NBTI on NW CMOS circuits: inverter, 13-stage ring oscillator (RO) and 6T SRAM performance. Moreover, the combined impact of BTI (NBTI+PBTI) and

time zero variability on NW CMOS circuits: basic logic gates (Inverter, NAND, and NOR), 6T SRAM cell are required to analyze.

## 1.7 Outline of the Work

This thesis is based on the objectives discussed in section 1.5. The thesis consists of seven chapters. Each chapter begins with a brief introduction pertaining to the concerned problem and motivation behind the study. Moreover, the results are summarized and discussed at the end of each chapter. The outline of each chapter is as below:

**Chapter 1** presents the overview and evolution of novel device structure from single gate to gate all around MOSFET. Further, compact modeling development steps, bias temperature instability reliability, variability and impact of reliability on circuits are presented. The chapter also includes the motivation of taking the specific problem for the purpose of the present and future research work. Furthermore, it presents the outline of the complete thesis work.

**Chapter 2** presents an extensive literature review on silicon nanowire I-V, C-V compact modeling, bias temperature instability (BTI), variability and impact of reliability on silicon nanowire based circuit design. This chapter brings forward various technical gaps based on the literature survey.

**Chapter 3** presents a unified Verilog-A compact model for lateral silicon nanowire field effect transistor (SiNW FET). The model incorporates all nanoscale effects including short channel effects, velocity saturation, mobility degradation, and quantization. Importantly, the model includes geometry dependent, TCAD calibrated, scalable parasitic capacitances and parasitic resistance models, which are dominant at the highly scaled dimension. The model is well calibrated with published experimental NW devices and the TCAD I-V and C-V characteristics for single and multiwire long, short channel devices. Further using the compact model, the static and dynamic analysis of the CMOS inverter with 10 nm gate length is presented, which match well with TCAD simulations. Using this model the impact of device parasitic on circuit performance is studied by varying device extension length and multiwire.

**Chapter 4** presents a core logic gates design for advanced 10 nm lateral SiNW FET technology in super threshold regime. Further, analysis of the stability metrics (e.g. read, write noise margins, and access time), geometrical variability and layout area optimization of silicon

nanowire field effect transistor (SiNW FET) based 6T SRAM with multiwire sizing technique is presented. The SRAM cell analyzed in this chapter is based on the TCAD and experimentally verified SiNW FET Verilog-A compact model with parasitics. The different NW SRAM design configurations (e.g. C\_111 and C\_123 etc., where C\_111 denotes the number of wires in pull up (PU), access (ACC) and pull-down (PD) transistors respectively) are investigated. Finally, the impact of geometrical variability including length, radius and oxide thickness on the read and write stability using N-curve is examined. It is found that the static read and write stability is less susceptible to variability at the nominal supply voltage. However, it is very sensitive to the voltage scaling. Among all design configurations, C\_112 is the better configuration for considering overall performances such as write stability, speed, layout area and variability tolerance.

**Chapter 5** reports well calibrated predictive and scalable Verilog-A based compact model, integrated with NBTI model for nanowire (NW) CMOS circuit simulation and design. The stress and recovery NBTI model for Si NW FET is obtained from experimental NW pMOSFETs using range of stress voltage, time, and temperature. Further, we have analyzed the impact of PBTI on nSiNW FET and developed a threshold voltage predictive model. Finally, the complete simulation flow chart for the integration of BTI model in Verilog-A model for circuit simulation is presented. This study underscores the need for predictive modeling and mitigation of NBTI/PBTI degradation in NW CMOS, both at the device and circuit level.

**Chapter 6** presents the impact of NBTI on NW CMOS circuits: inverter, 13-stage ring oscillator (RO), and 6T SRAM performance is analyzed. Finally, the design of SRAM cell employing multi-wire sizing technique is investigated. We show that the NBTI impact on SRAM cells is configuration dependent, which can be reduced by using appropriate design configuration. Further, the impact of BTI (NBTI+PBTI) on the logic gate delay and SRAM cell read/write static stability has been analyzed. Thereafter, the combined effect of time zero variability and BTI reliability on the core logic gates (INVERTER, NAND, and NOR) delay and read/write stability of the 6T SRAM cell is analyzed. The comprehensive predictive model framework presented in this chapter is a valuable tool for variability and reliability-aware SiNW CMOS circuit design and analysis.

**Chapter 7** concludes the thesis. Conclusions are drawn based on the obtained results. The future scope of the work is also presented in this chapter.

The thesis ends with a complete list of references along with our publications based on the research work carried out.





## 2 CHAPTER

### SiNW FET Compact Modeling and BTI Reliability: Literature Review

---

---

In the previous chapter, the introduction of this thesis is presented with an emphasis on silicon nanowire (SiNW) FET compact modeling and circuit design. In this chapter, the SiNW FET based compact modeling, the basic mechanism of bias temperature instability, variability, and its impact on circuit design related literature are discussed and research gap which is examined in this thesis are identified. Finally, the chapter is concluded by identifying the research gaps to be addressed through this thesis.

#### 2.1 SiNW FET Compact Modeling

The accurate compact models of SiNW FET devices are necessary for all types of circuit designs such as digital, analog and mixed signal. A compact model is a concise mathematical description of the semiconductor device complex behavior such as current-voltage, terminal charges, and capacitance-voltage characteristics. Initially, *Yijian Chen et al.* [31] modified the analytical model of *Taur* [32] double gate MOSFETs to study the undoped NW MOSFET in strong inversion and accumulation region. Moreover, on the basis of charge analytical solutions obtained, the concentration of inversion charge carrier for double-gate MOSFETs is compared with the NW MOSFETs. It is observed that the NW MOSFETs possess significantly higher inversion charge concentration compared to double-gate MOSFETs under the influence of same surface potential applied, which indicates a potentially higher current drive strength and excellent gate control. Subsequently, *D. Jiménez and B. Iñiguez* group [33], [34] proposed a current-voltage model for NWFET with three distinct assumptions or features as follows: (i) considered channel as undoped (lightly doped), because as expected additional dopants in the ultra thin body MOSFETs would lead to threshold voltage statistical fluctuation, (ii) the current for all the operation regions i.e. linear, saturation and sub-threshold are described by one continuous function, without using nonphysical fitting parameters, (iii) inclusion of the phenomenon of volume inversion. In 2005, *Benjamin Iñiguez et al.* [35] further reported explicit continuous dc I-V model for the long channel NW MOSFET. Unlike the previous

model [33] in which current equation is written as an explicit expression of the applied voltage, the new model for NW MOSFETs is depended upon the unified charge control model. This new model is very accurate and less dependent on empirical fitting parameters. The new model exhibits very smooth transitions throughout all regions of operation, which is very desirable in any circuit simulation. The Quantum Mechanical Effects (QME) were not included in the previously developed compact models due to its insignificant effects for silicon films thickness of more than 10 nm. The QME is considered for the silicon film thickness of less than 10 nm, as it leads to the shift in inversion charge density from the channel surface thus increase in the effective oxide thickness and threshold voltage [36]. All these models discussed so far are for the long channel undoped NW devices and consider a drift-diffusion mechanism for the carrier transportation. Further, *Benjamín Iníguez et al.* [37] presented the compact modeling principles and solution for nanoscale gate all around (GAA) MOSFETs. In this model, they focused on the main challenges of the nanoscale MOSFETs such as quantum mechanical effects due to quantum confinement, quasi-ballistic or ballistic transport, short channel effects (SCE), gate oxide tunneling current, and drain induced barrier lowering (DIBL).

However, for circuit design and analysis only accurate continuous I-V model is not enough. In order to perform the dynamic analysis or ac and transient circuit simulation, terminal charges or capacitances are also required [38]. The model should continuously cover all the regions of operation, without use of any nonphysical fitting parameters. The existing NW MOSFET models are only valid for the undoped or lightly doped body, but due to processing and technology limitations, the practical silicon substrate always contains dopants. To overcome this, *Feng Liu et al.* [39] reported a charge-based model for the long-channel silicon nanowire FETs to illustrate the inversion charge and drain current, which is applicable for a lightly doped to a heavily doped channel.

*Jie Yang et al. & S. Venugopalan* [40], [41] have proposed a complete long and short channel NW FET physics based compact model for circuit simulation. The model is divided into two parts, first the core model description such as I-V and C-V which are very accurate for a broad range of bias, doping concentrations ranging from  $10^{10} \text{ cm}^{-3}$  to  $10^{19} \text{ cm}^{-3}$  [42]. Second, the model included advanced physical effects such as short channel effects and quantum mechanical effects, etc. *Bastien Cousin et al.* [43] and *Jin Xiao-Shi et al.* [44], presented a continuous and explicit model valid in all operating regions, for undoped square and junction less cylindrical GAA MOSFETs. *XingZhou et al.* [45], [46] developed a MOSFET model



(Xsim), for the unification of various types of devices, such as bulk, partially/fully SOI, double gate (DG) FinFETs, and gate all around silicon nanowire (SiNW FET) based on the unified regional modeling (URM) approach. All these silicon nanowire FET compact models are developed without considering the geometrical parasitic capacitance and resistance which are highly dominant in the nanoscale regime.

The extrinsic geometrical parasitic capacitance/resistance has come out as a significant scaling issue in deeply scaled devices, particularly for novel 3D devices such as FinFET and silicon nanowire FETs. For SiNW FET, several authors have reported an analytical intrinsic and extrinsic gate capacitance model in [47]–[49]. The intrinsic device capacitances reduce or relatively less impactful at highly scaled dimensions of the NW FET channel. However, the extrinsic geometrical parasitic capacitance/resistance affects the performance of SiNW FET circuits significantly. The NW FET parasitic gate capacitances are broadly divided into following components (i) outer fringe capacitance from source/drain pad to gate, (ii) inner fringe capacitance from gate to extension region, (iii) sidewall capacitance (iv) overlap capacitance. Out of all these parasitic capacitance, outer fringe from source/drain pad to gate is the most dominating and major contributor to the overall NW gate parasitic capacitance [49]. Moreover, sidewall capacitance manifests itself as a non-negligible parasitic capacitance. On the other hand, for a deeply scaled device below 22 nm regime, parasitic resistance is the dominant part of total device resistance since it does not scale proportionally with the device dimensions. Moreover, due to narrow diameter, the NW device exhibits higher series resistance and hence severely impacts the device and circuit performance. The series parasitic resistance is divided into five components namely extension resistance, spreading resistance, interface resistance, contact and deep source-drain resistance [50]. From the above discussion, we conclude that an accurate NW compact model is required which incorporates geometrical dependent parasitic capacitance and resistance models for real circuit operation.

## **2.2 Negative Bias Temperature Instability (NBTI)**

### **2.2.1 NBTI Background**

Negative bias temperature instability (NBTI) has been known since 1966 [51]. It is a physical and chemical mechanism, which occurs in negatively biased ( $V_{gs} < 0$ ) p-MOS devices at elevated temperature, and causes generation of interface trap charges at Si/SiO<sub>2</sub> interface [52]. The generated Si/SiO<sub>2</sub> interface traps causes drift in the threshold voltage ( $V_{th}$ ) of p-MOSFETs,

thus reducing the channel carrier mobility and degrades the drain current of the device. The NBTI impact has been firstly reported by *Miura et. al* [51], and thereafter characterized by a research group at Bell Laboratories [53], RCA Laboratories [54], and Fairchild Semiconductor [55]. The NBTI is a severe reliability issue that threatens the operational life time of the device and degrades the circuit performance or leads to circuit failure over the life time [56]. At deeply scaled technologies, the thickness of the gate oxide has persistently decreased, and consequently, the threshold voltage  $V_{th}$  is also reduced proportionally. Moreover, numerous impacts have been conspired to bring NBTI to the attention of device and circuit designers: first, the operating supply voltage has not scaled at the same pace as the device dimensions, resulting in the enhancement of NBTI degradation due to higher vertical oxide field. Second, there is a large percentage degradation in the current drive strength, as the scaling of device  $V_{th}$  has not kept pace with operating supply voltage. Third, during the fabrication process, an addition of nitrogen contents into the gate oxide for the reduction of leakage has the adverse impact of enhancing NBTI.

The NBTI degradation during DC stress voltage primarily results from breaking of Si-H bonds at the Si/SiO<sub>2</sub> interface and resultant hydrogen atom or molecules diffuses away from the interface into the gate oxide and polysilicon gate. Many research groups have used several versions of reaction-diffusion (R-D) model to understand this phenomenon [57]–[60]. Further, with long stress time ( $t_{stress} > 10-100s$ ), threshold voltage shift shows power-law behavior ( $\Delta V_{th} \sim t^n$ ) which is consistent over several decades with time exponent of  $n \sim 1/6$  [61]. The R-D model attributes this robust long-term  $n \sim 1/6$  time exponent to the diffusion of molecular hydrogen (H<sub>2</sub>).


NBTI recovery is one of the peculiar properties which is observed when the device is unstressed, thus the degradation relaxes. This is attributed to the hydrogen annealing or re-passivation of the interface traps by the free hydrogen available in the gate oxide [62]. Many research groups have reported that the impact of NBTI is minor during AC stress (due to recovery) compared to continuous DC stress. Moreover, the ratio of AC to DC NBTI degradation factor is frequency independent for low frequency (<10-100kHz) [63], [64].

### 2.2.2 NBTI Mechanism

NBTI persists as a crucial reliability issue for deeply scaled p-MOSFETs, since it causes severe long term performance degradation for digital, analog, mixed signal, and memory circuits [65],

[66]. The major cause of NBTI reliability degradation is due to the formation of a silicon (Si)/ (SiO<sub>2</sub>) interface and oxide bulk traps under the influence of high oxide field at elevated temperature. When the oxide is grown on top of silicon layer during device fabrication, it leaves dangling bonds at the interface, which act as trap centers. In order to prevent the formation of the dangling bond, the device is annealed in a hydrogen atmosphere, resulting in the passivation of dangling bonds and thus Si-H bond formation takes place. This scheme was quite effective for thicker gate oxides [67]. However, due to miniaturization, we now deal with devices of gate thicknesses in the order of a few nanometers, and hence, the oxide electric field is extremely high. These dangling bonds at Si/SiO<sub>2</sub> interface, however, are weak and under the application of a high electric field (corresponding to a V<sub>g</sub> of about - 2 V), combined with a higher operating temperature (due to higher power dissipation), causes the bonds to dissociate, resulting again, in the formation of interface trap centers as shown in Figure 2.1. These interface trap centers act as sites for hole capture which ultimately increases the threshold voltage of the device.

The interface chemical reaction of p-MOSFETs during stress phase is given as [63]



where the chemical equation (1) denotes the reaction of a hole h<sup>+</sup> with the Si-H bond results in the formation of donor-like Si/SiO<sub>2</sub> interface trap. The broken free H either diffuses away from the interface towards gate or re-passivates the interface dangling bond at elevated temperature.




Figure 2.1 Prospective 2D view of silicon nanowire (NW) FET device during stress.

### 2.2.3 NBTI Recovery Behavior

When stress is removed, the broken hydrogen generated during the stress phase diffuses back towards the interface and reacts with the interface dangling bonds and passivates them as shown in Figure 2.2. The back diffusion takes place in the form of atomic hydrogen, molecular hydrogen or a combination of the both. Thereafter, the threshold voltage of the p-MOSFETs transistor recovers towards its initial unstressed value. This improvement in the threshold

voltage is mainly ascribed to the reduction in number of interface trap density [68]. With the reduction in the gate voltage for the p-MOSFETs, the constants governing the rates of forward and backward reactions in the R-D model are reduced, thus reducing the bond breaking rate, which has an exponential dependence on gate voltage [59]. The overall degradation under AC stress is less than the DC stress due to the recovery effect, which enhances the life time of the circuit operation.




Figure 2.2 Prospective 2D view of silicon nanowire (NW) FET device during recovery.

### 2.3 Positive Bias Temperature Instability (PBTI) in nMOSFETs

Corresponding to the NBTI, occurs in pMOSFETS as discussed in section 2.2, a PBTI arises in nMOSFETs during positive gate voltage or inversion mode of operation. The impact of PBTI degradation was negligibly small in SiO<sub>2</sub> gate oxide technology but arises with similar even more worse order of degradation magnitude than NBTI in high-k technologies. In high-k stack technology, due to intermediate SiO<sub>2</sub> layer at the substrate insulator interface, PBTI degradation is occur at the certain distance away from the inversion channel. Thus, mainly impacting the threshold voltage with an almost negligible impact on the channel mobility [69]. Unlike NBTI in pMOSFETs in which degradation occur due to the Si/SiO<sub>2</sub> interface trap generation whereas PBTI degradation in nMOSFETis occurred due to charge trapping phenomenon in the high-k dielectric. Therefore, high-k CMOS processing technology especially the gate stack with its specific arrangement of the interface is a very confidential matter for the semiconductor companies. Due to the specific fabrication processing, differing PBTI threshold voltage degradation results are available. It is reported that the PBTI degradation increases as a function of time depending on the stress voltage and temperature [70], [71]. Recent results for HfO<sub>2</sub> based high-k gate dielectric associated with the major part of PBTI degradation is due to electron trapping at oxygen vacancies, preexisting dielectric and stress induced traps [72]. Further, some investigation tried to model the PBTI threshold voltage

degradation with reaction diffusion (RD) phenomenon from NBTI, but neglected the PBTI relaxation mechanism. Furthermore, it is reported that the PBTI recovery is equivalent to NBTI behavior, showing defects recovery occurs for a longer period of unstressed time. With high-k dielectric material, the PBTI is also prominent in future 3D device structure such as FinFETs and SiNW FETs due to device structure and high oxide field compared to planar FET.

## 2.4 The Experimental Signature of BTI and Modeling Approach

The multi-gate and 3D MOSFETs have drawn large attention for deeply scaled CMOS technology. The emerging devices including SOI, double gate MOSFETs, and devices especially below 22 nm are tri-gate bulk/SOI FinFET and silicon GAA nanowire (NW) FETs. Among these various multi-gate transistors, the silicon nanowire FETs (SiNW FET) devices are the most promising candidates for the highly scaled device down to the end of semiconductor roadmap, because of its extraordinary gate controllability and improved carrier transportation properties [9], [24], [73]. However, the bias temperature instability (BTI) reliability is an important issue, which needs to be comprehensively studied and include their effects before SiNW MOSFET goes into circuit applications. The extrapolation of bias temperature instability (BTI) reliability from existing planar MOSFETs to the advanced scaled nano technology may lead to inaccurate device lifetime prediction. Since the scaling of device dimensions and the introduction of novel 3D structure, such as NW could vary the Si/SiO<sub>2</sub> interface degradation rate. The unique cylindrical device structure, quasi 1D channel and cylindrical gate of multiple crystallographic interface orientations can result in some special reliability behaviors. *Ru Huang et. al.* characterized SiNW FET devices for NBTI reliability and explored the new behavior of degradation with stress time [30]. It is experimentally observed that the initial  $V_{th}$  shift (if a device under stress) is very high and later on saturates in about 1000s. Unlike conventional planar MOSFETs in which the broken interface hydrogen (H) under the influence of applied gate bias diffuses in 1-D mode toward the gate, due to the cylindrical gate structure the initial degradation is fast and the broken H diffuses in 2-D mode.

In addition, due to the cylindrical structure of NW, the gate oxide electric field is higher compared to planar MOSFETs, consequently, increasing the rate of reaction at the interface. Moreover, the NBTI is susceptible to the temperature, therefore, high self-heating effects in NW results in even higher degradations due to the NBTI [74]. The elevated temperature near the interface causes large hydrogen diffusion and also leads to faster interface trap generation.

Apart from Si/SiO<sub>2</sub> interface traps, the oxide hole tunneling and trapping in SiNW FET gate oxide is also critical, which may further be increased by the strain in oxide [75] due to the process step called self-limiting oxidation for nanowire shaping. *Liu Change et al.* comprehensively investigated that the multiple crystallographic orientations of NW channel surface and gate trimming process induces additional trapping effects [76]. During recovery time or the positive stress voltage applied in p-SiNW FET, the oxide hole de-trapping and interface trap passivation can take place. Subsequently, the threshold voltage shifts toward its initial value. It is reported in the literature that the interface traps recovery due to NBTI is small compared to planar FET, whereas the oxide hole trap relaxation is highly sensitive to the recovery voltage [30].

## 2.5 Impact of BTI on Circuit Performance

Reliability issues in VLSI circuits have been a growing concern as semiconductor technologies enter into the advanced nanoscale era. NBTI reliability is the most critical issue that restricts the lifetime of device and circuit due to undesirable effects on the device threshold voltage. In 2003 *Anand T. Krishnan et al.* [77] reported for the very first time, the impact of NBTI on the planar device gate-drain capacitance ( $C_{GD}$ ) degradation. The effects of  $C_{GD}$  degradation on circuit performance is measured for both digital and analog circuits. In the case of digital circuits,  $C_{GD}$  degradation due to NBTI leads to frequency degradation upto ~90 %. For analog circuit design, the degradation in the  $C_{gd}$  due to NBTI causes degradation in the unity current gain frequency response by upto ~70 % in a 2 stage operational amplifier with pMOS inputs. *Bipul C. Paul et al.* [78] proposed an analytical threshold voltage model to predict the delay degradation, which also includes mobility degradation model for a wide range of digital logic circuits such as inverter and ring oscillator, which depends on both worst case and switching activity dependent threshold voltage change due to NBTI. *Rakesh Vattikonda et al.* [79] observed that the circuit performance degradation due to NBTI can be efficiently mitigated by the following approach: (i) supply voltage ( $V_{DD}$ ) and threshold voltage ( $V_{th}$ ) tuning, (ii) PMOS transistor sizing, and (iii) duty cycle modulation. Further, *Sanjay V. Kumar et al.* [80] investigated the effect of NBTI on the SRAM cell read stability and proposed a data flipping method to recover the read SNM and the results are simulated on *Berkeley Predictive Technology Model (BPTM)* 70 nm and 100 nm technology node. Moreover, the bit cell flipping technique can recover upto 30 % of the read noise margin degradation caused due to NBTI. *Kunhyuk Kang et al.* [81] proposed an efficient reliability-aware circuit design technique. The

delay guard bending method has been employed to mitigate the NBTI effect. For memory arrays, the read stability in SRAM is mitigated by aggressive design technique such as stand by  $V_{dd}$  scaling and adaptive body biasing method.

*Yangang Wang et al.* [82] in 2008 explained the effect of NBTI on inverter and SRAM cell in 35 nm technology CMOS. The inverter delay degradation increases under the influence of NBTI and power dissipation decreases due to reduction in sub threshold drain current and switching current. For conventional 6T SRAM cell the read noise margin degraded linearly with the NBTI reliability. *R. Femaindezaet. al.* [83] experimentally characterized for NBTI effect on pMOSFETs transistor and CMOS inverters. The results shown are dependent on the following factors: (i) the impact of AC degradation is less than the DC degradation on the transistor performance thus improves the life time, (ii) AC NBTI is independent of frequency in the entire 1 Hz - 2 GHz range, (iii) the NBTI only effects the pMOSFETs or pull up transistor of the inverter and thus degrades the low to high propagation delay ( $t_{phl}$ ). Further, for a deeply scaled device the reliability and variability are also the major show-stoppers for the circuit performance. *Harwinder Singh et al.* [84] have analyzed single SRAM cell reliability under the influence of NBTI, process and temperature variations in highly scaled CMOS technologies. It is reported that the high  $V_{th}$  devices degrade at the lower rate compared to low  $V_{th}$  device due to NBTI and degradation become more significant at a higher temperature. As a result, the high  $V_{th}$  SRAM memory chip introduces less number of faulty cells over the time as compared to the low  $V_{th}$  SRAM cell chip. However, the overall degradation in write margin improves over the time due to NBTI. *RasoulFaraji et al.* [85] have proposed a circuit based on adaptive body bias (ABB) technique to compensate for the aging effect due to BTI circuit performance. This ABB technique is utilized in SRAM cell and found that the static stability i.e. hold margin degradation reduces 6.85 %, read and write margins by 12.24 %, 2.16 %, respectively compared to traditional SRAM cell.

*Changze Liu et. al.* [76] proposed reaction diffusion (R-D) based SiNW FET NBTI threshold voltage model and investigated the impact on the digital and analog circuit performance. They analyzed the effect of NBTI on the basic logic gates such as basic inverter, inverter chain and 13 stages RO, and degradation is compared with the conventional planar MOSFETs based circuits. Further, the effects of NBTI on the 6T SRAM cell static (read/write margins) and dynamic (read/write access time) performance for 10 years of lifetime is estimated. *S.V Gupta et al.* [86] have considered the impact of NBTI on the access transistor of n-SOI FinFETs based

6T SRAM cell. Authors assumed that the access transistor in 6T SRAM cell experiences NBTI degradation during the hold state. Further, the combined impact of NBTI in the access and pull-up SOI FinFETs transistor of 6T SRAM cell has been investigated for the stability and performance and compared with the traditional method of assuming NBTI in only pull-up transistor of 6T SRAM cell. *Seyab Khan et al.* have presented the impact of BTI on basic and complex logic gates. At the transistor level, the impact of NBTI causes 2.30X higher degradation to PMOS transistor than PBTI causes to the NMOS transistors. It is also reported that the impact of NBTI is significant in NOR gate and PBTI brings higher degradation in NAND gates. With these extensive literature surveys, we found that the impact of BTI is only limited to planar MOSFETs and FinFET based circuits. Further, few studies are available to investigate the impact of NBTI on SiNW FET based circuits. Therefore, an accurate BTI predictive model is required to investigate the impact of BTI on SiNW FET based circuit. In this thesis, the complete NW BTI reliability circuit simulation framework has been developed. Finally, the impact of BTI on the NW core logic gates delay and 6T SRAM cell static/dynamic performance have been investigated.

## 2.6 Technical Gaps

Based on the extensive literature review the following technical gaps are identified which are investigated in this work.

- Modeling of (I-Vs) and (C-Vs) characteristics for long channel and short channel SiNW FET devices have been developed by many researchers [34], [35], [40], [87] for the circuit simulation. Moreover, for short channel SiNW FET devices the compact model including all the short channel effect such as drain induced barrier lowering (DIBL) velocity saturation, mobility degradation. However, for the deeply scaled NW device, geometrical parasitic capacitance and resistance are highly dominating. Therefore it is important & necessary to add the parasitics model in the physics based compact models to analyze the real circuit design performance. It is seen that parasitics induce an additional delay of 30% to 50%, hence ignoring these in model can grossly underestimate circuit performance.
- Design and performance of SiNW FET based 6T SRAM and its comparison with the FinFETs or conventional planar technology is necessary for benchmarking and comparison, which is not reported in the literature.



- The threshold voltage and mobility degradation model due to bias temperature instability (BTI) for SiNW FET during stress and recovery time have not been developed. These accurate reliability prediction models are required and need to integrate into physics based Verilog-A compact models for reliability aware circuit design.
- The impact of BTI on the basic logic gates (Inverter, NAND, and NOR gates), ring oscillator (RO) and SRAM cell using NWFET have not been reported.
- The impact of bias temperature instability (BTI) and time zero variability on the NW based core logic gates and SRAM cell is not available.

Through this thesis, we address most of the major research gaps identified above.





## 3 CHAPTER

### SiNW FET Compact Modeling

---

#### 3.1 Introduction

In order to evaluate the capability of such 3D devices in the nanoscale regime, a compact model is required for performance analysis through device circuit simulations. In the last decade, a number of core models have been developed by various groups. *Jimenez et al.* proposed an analytic solution for the surface potential, drain current and charge-voltage for an intrinsic long channel transistor [34]. In [88], a long channel I-V model considering analytic charge model for surrounding gate (SG) MOSFETs is presented which is continuous for the entire operating region. *Yang Jie et al.* have proposed a model for long and short channel nanowire (NW) device and also included the impact of low to high doping concentration in the channel [40]. As the device dimensions are scaled parasitic capacitances and series source drain resistances play an increasingly vital role in determining circuit performance [89]. However, in the models reported earlier [41], the parasitic capacitance and resistance have not been included, which renders them inaccurate in predicting performance of real devices and circuits. In order to analyze performance of real/fabricated NW devices, and circuits a compact model is needed, which integrates the core channel model [4], [5], with parasitic resistance and capacitances [50], [9].

In this chapter, a compact model for long and short channel SiNW FET are developed, which include all short channel effects, velocity saturation, mobility degradation, and Quantum confinement effects. The model also includes scalable geometry dependent parasitic capacitance and resistance, which become a very dominating factor for nanoscale devices. The compact model is well calibrated with published experimental and TCAD simulations to ensure the accuracy of device and circuit results. The device model developed uses HSPICE through a Verilog-A interface for circuit simulation. It is seen that the developed compact model is very fast for device and circuit simulation as compared to 3D sentaurus TCAD simulation.


### 3.2 Core Model Descriptions

Figure 3.1 shows the schematic of lightly doped lateral SiNW FET in which current flow along the Y-direction. The basic formulation of the I-Vs and C-Vs models for long channel SiNW FET are as follows [48].

The electrostatic potential distribution in the silicon channel can be described by Poisson's equation

$$\frac{d^2\psi}{d\rho^2} + \frac{1}{\rho} \frac{d\psi}{d\rho} = \frac{q}{\epsilon_{si}} \left( n_i e^{\frac{(\psi-V)}{kT}} + N_a \right) \quad (3.1)$$

Where  $\psi(\rho)$  is the channel potential,  $V$  is the quasi-Fermi potential,  $n_i$  is the intrinsic carrier density,  $q$  is the electronic charge,  $\epsilon_{si}$  is the permittivity of silicon, and  $N_a$  is the channel doping concentration.



**Figure 3.1 Schematic view of lateral SiNW FET.**

The Equation (3.1) must satisfy the following boundary conditions:

$$\frac{d\psi}{d\rho}(\rho=0) = 0, \quad \psi(\rho=R) = \psi_s \quad (3.2)$$

Where  $\psi_s$  is the surface potential.

Equation (3.1) can be analytically solved with the above boundary condition. The first and second boundary condition can be applied by integrating (3.1). Finally the solution of the equation (3.1) is given as [88].

$$\psi(\rho) = V - \frac{2kT}{q} \ln \left[ \frac{R}{2} \sqrt{\frac{q^2 n_i}{2\epsilon_{si} kT (1-\alpha)}} \left( 1 - \frac{(1-\alpha)\rho^2}{R^2} \right) \right] \quad (3.3)$$

where  $\alpha$  is to be determined by the boundary condition (3.2)

The total mobile charge per unit gate area is

$$Q_i = C_{ox} (V_g - V_{th,long} - \psi_s) \quad (3.4)$$

Applying Gauss's law

$$Q_i = C_{ox} (V_g - V_{th,long} - \psi_s) = \epsilon_{si} \frac{d\psi}{d\rho} \Big|_{\rho=R} \quad (3.5)$$

Applying equation (3.3) in equation (3.5), this finally converts into following implicit equation

$$\frac{1}{2} \ln(1-\alpha) - \ln \alpha + s \frac{1-\alpha}{\alpha} = q \frac{(V_g - V_{th,long} - V_{s/d})}{2kT} - \ln \left( \frac{2}{R} \sqrt{\frac{2\epsilon_{si} kT}{q^2 n_i}} \right) \quad (3.6)$$

here,  $s = \epsilon_{si} \ln(1+(t_{ox}/R))/\epsilon_{ox}$ ,  $R$  is the radius of nanowire. The equation (3.6) is an implicit function of  $\alpha$  and need to be solved for  $V=0$ ,  $V=V_d$  at the source and drain side, respectively. Its solution is discussed in [90], the long channel threshold voltage is expressed as[40]

$$V_{th,long} = \Delta\phi + 2\phi_f + \frac{Q_{dep}}{C_{ox}} - \frac{kT}{q} \ln \left( \frac{2qN_a \epsilon_{si}}{\frac{KT}{q} (C_{ox})^2} \right) \quad (3.7)$$

where  $\Delta\phi$  is the work function of gate electrode with respect to silicon,  $Q_{dep}$  is the depletion charge per unit gate area and  $\phi_f$  and  $C_{ox}$  are the Fermi potential and effective gate capacitance, respectively.

From Gauss' law, the total mobile charge per unit gate area is

$$Q_i = 2\epsilon_{si} \left( \frac{2kT}{q} \right) \frac{(1-\alpha)}{\alpha R} \quad (3.8)$$

The current equation is derived using Pao-sha integral can be written as [91].


$$I_{ds} = \mu \frac{2\pi R}{L} \int_{V_s}^{V_d} Q_i(V) dV = \mu \frac{2\pi R}{L} \int_{\alpha_s}^{\alpha_d} Q_i(\alpha) \frac{dV}{d\alpha} d\alpha = \mu \frac{8\pi\epsilon_{si}}{L} \left( \frac{kT}{q} \right)^2 [f(\alpha_d) - f(\alpha_s)] \quad (3.9)$$

Where

$$f(\alpha) = \left( -\frac{2}{\alpha} - \ln \alpha \right) + s \left( -\frac{1}{\alpha^2} + \frac{2}{\alpha} \right) \quad (3.10)$$

Where  $\mu$  is the effective mobility,  $L$  denotes the channel length,  $V_d$  and  $V_s$  are the source, and drain voltages respectively,  $\alpha_s$  and  $\alpha_d$  are the solution of (3.6) relative for  $V=V_s$  and  $V=V_d$

respectively. This model is able to produce the I-V characteristic of the long channel device as reported in [88], [40]. In order to calibrate the compact model for long channel silicon nanowire (SiNW) FET with TCAD device data, we have changed the mobility and threshold voltage dependent parameters in the core model. The mobility and work function are tuned to match the  $I_{ON}$  and threshold voltage of the device respectively. Fig. 3.2 shows the comparison of the resulting transfer and output characteristic of a long channel SiNW FET between model and TCAD.



**Figure 3.2** Shows the comparison of nSiNW FET device characteristic between model and TCAD (a)  $I_d$ - $V_g$ . (b)  $I_d$ - $V_d$ .

#### A. Terminal charges and intrinsic capacitances of SiNW FET

Analytical expressions for terminal charges are required for transient circuit simulation. The quantities  $Q_g$ ,  $Q_s$ , and  $Q_d$  are the gate, source and drain terminal charges of SiNW FET respectively and are expressed as [88]:

$$Q_g = 8\pi\epsilon_{si}L \frac{kT}{q} \frac{g(\alpha_d) - g(\alpha_s)}{f(\alpha_d) - f(\alpha_s)} \quad (3.11)$$

$$Q_d = 8\pi\epsilon_{si}L \frac{kT}{q} W_{sd} \quad (3.12)$$

$$Q_s = 8\pi\epsilon_{si}L \frac{kT}{q} W_{ds} \quad (3.13)$$

where  $W_{sd}$ ,  $W_{ds}$  are function of  $g(\alpha)$  as given by [88].

The main intrinsic capacitances which are necessary for the circuit simulation are analytically expressed below [88],

$$C_{gg} = C_{gs} + C_{gd} \quad (3.14)$$

$$C_{gs} = 8\pi\epsilon_{si}L \frac{(1-\alpha_s) \left[ \frac{1-\alpha_s}{\alpha_s} + W_{sd} + W_{ds} \right]}{\alpha_s (f(\alpha_d) - f(\alpha_s))} \quad (3.15)$$

$$C_{gd} = 8\pi\epsilon_{si}L \frac{(1-\alpha_d) \left[ \frac{1-\alpha_d}{\alpha_d} + W_{sd} + W_{ds} \right]}{\alpha_d (f(\alpha_s) - f(\alpha_d))} \quad (3.16)$$

$$C_{dg} = 8\pi\epsilon_{si}L \left\{ \frac{(1-\alpha_d) \left[ \frac{(1-\alpha_d)}{\alpha_d} + W_{sd} + W_{ds} \right]}{\alpha_d (f(\alpha_s) - f(\alpha_d))} + (W_{ds} - W_{sd}) \frac{\frac{1}{\alpha_s} - \frac{1}{\alpha_d}}{(f(\alpha_s) - f(\alpha_d))} \right\} \quad (3.17)$$

$$C_{sd} = 8\pi\epsilon_{si}L \frac{(1-\alpha_d) [W_{ds} - W_{sd}]}{\alpha_d (f(\alpha_d) - f(\alpha_s))} \quad (3.18)$$

Excellent agreement is observed in Figure 3.3 between capacitance model and TCAD simulation for long channel ( $L_g=250$  nm) SiNW FET device. The modeled capacitances  $C_{gg}$ ,  $C_{gs}$ ,  $C_{sg}$ ,  $C_{dg}$  (Figure 3.3(a)) for nSiNW, as a function of gate voltage for drain-source voltage 1.0 V shows a smooth transition for different operating regimes. Figure 3.3(b) shows the accuracy of intrinsic capacitance's model  $C_{gg}$ ,  $C_{gs}$ ,  $C_{gd}$  for pSiNW FET as a function of gate-source voltage at the drain voltage  $-1.0$  V.




Figure 3.3 (a-b) Capacitance voltage comparison of a n/p-SiNW FET as a function of  $V_{gs}$  at  $V_{ds} = 0$  V obtained from model and TCAD results.

### 3.3 Advance Physical Effects for Short Channel Devices

For short channel devices, the voltage at drain terminal affects the channel potential or potential barrier which is known as short channel effect (SCE). The SCE induces threshold voltage roll-off, drain induced barrier lowering (DIBL) [92], sub threshold slope (SS). The quantum mechanical (QM) confinement of the carriers is also significant in scaled diameter devices. The SCE and quantum mechanical effect are modeled using [40], while mobility degradation is modeled using [93], and velocity saturation effects are modeled using [41].

The modified implicit equation for short channel devices similar to (3.6) is expressed as

$$\frac{1}{2} \ln(1-\alpha) - \ln \alpha + s \frac{1-\alpha}{\alpha_{SCE} \alpha} = \frac{q(V_g - \Delta\phi_{new})}{2kT \alpha_{SCE}} - \frac{qV}{2kT} - \ln \left( \frac{2}{R} \sqrt{\frac{2\varepsilon_{si} kT}{q^2 n_i}} \right) \quad (3.19)$$

where

$$\alpha_{SCE} = 1 + 2f_{SCE} \quad (3.20)$$

$$f_{SCE} = \frac{1}{\left[ 2 \cosh \left( \frac{L/2}{\lambda} \right) - 2 \right]} \quad (3.21)$$

is a SCE factor.

Where  $\lambda = \sqrt{t_{oxeff} \left( \frac{R}{2} \right) \left( \frac{\varepsilon_{si}}{\varepsilon_{ox}} \right) + \left( \frac{1}{4} \right) R^2}$  is the natural length of SiNWFET.

$$t_{oxeff} = t_{ox} + \Delta t_{ox} \quad (3.22)$$

$t_{ox}$  is the oxide thickness and  $\Delta t_{ox}$  is the change in oxide thickness due to the short channel and quantum mechanical effects (QMEs) [40]. The deviation of the location of the peak carrier concentration from the SiO<sub>2</sub>/Si surface decreases the channel carrier concentration and leads to a decrease in the gate capacitance. In a model, the charge centroid effect is included by the modification in the oxide capacitance as given below [40]

The average inversion charge is given as

$$Q_{iavg} = \frac{Q_{is} + Q_{id}}{2} \quad (3.23)$$



$$E_{avg} = C_{ox} \frac{\left( Q_{dep} + \frac{Q_{iavg}}{3} \right)}{\beta \epsilon_{si}} \quad (3.24)$$

$$\Delta t_{ox} = a \left( \frac{h^2}{2qm_e E_{avg}} \right)^{\frac{1}{3}} \quad (3.25)$$

$$C_{oxeff} = \epsilon_{ox} \left[ \left( R - \frac{\Delta t_{ox}}{3} \right) \ln \left( \frac{R + t_{ox}}{R - \frac{\Delta t_{ox}}{3}} \right) \right]^{-1} \quad (3.26)$$

Where,  $m_e$  is effective mass of electron in lowest electronic sub-band,  $E_{avg}$  is average surface field,  $Q_{is}$  and  $Q_{id}$  are the inversion charge at source and drain side respectively. Other than the electrical confinement (EC), there is strong carrier confinement in nanoscale nanowire even at low electric fields in the channel. It is because the carriers are confined in a rectangular well that is formed by the gate insulator around, which is known as structural confinement (SC). In SC and EC, the conduction band splits into several sub-bands. Since the carriers stay at the sub-band with the lower energy first, the reduction of the amount of carriers can be modeled by widening the effective bandgap.

The modified current equation after the inclusion of SCE is

$$I_{ds} = \mu \frac{8\pi\epsilon_{si}}{L} \left( \frac{kT}{q} \right)^2 [f(\alpha_d) - f(\alpha_s)] \quad (3.27)$$

Where  $f(\alpha) = \left( \frac{-2}{\alpha} - \ln \alpha \right) + s \left( \frac{-1}{\alpha^2 \alpha_{SCE}} + \frac{2}{\alpha \alpha_{SCE}} \right)$

change in threshold voltage due to SCE is given as [40],

$$\Delta V_{th,SCE} = f_{SCE} \left[ 2(V_{th,long} - Q_{dep} - V_{bi}) - V_{ds} \right] \quad (3.28)$$

$$V_{th,short} = \Delta \phi_{new} = V_{th,long} + \Delta V_{th,SCE} \quad (3.29)$$

The threshold voltage of a long channel device is independent of the channel length and the drain voltage. However, as the channel length becomes shorter, the threshold voltage shows a higher dependence on the channel length and the drain voltage.  $f_{SCE}$  is the parameter which takes care of channel length modulation (CLM).

### 3.3.1 Mobility Degradation

Carrier mobility degradation in the SiNW FET mainly occurs due to following four scattering mechanisms: Coulomb scattering, acoustic phonon scattering, surface roughness scattering, and optical phonon scattering. The first three scattering mechanisms have transverse field dependence and depend upon the FET region of operation. Coulombic scattering is dependent upon the weak-inversion region of operation, acoustic phonon scattering at mid-inversion and surface scattering at strong inversion region. All these scattering mechanisms in SiNW FET are very strongly dependent on the low-field electron mobility on the silicon body diameter as well as on the effective field. The last optical phonon scattering is the most dominating scattering at a high lateral field (i.e., at high drain biases and short channel). This high field scattering causes the velocity of the carrier to saturate and it will be discussed in the next section via current saturation submodel. While modeling the long channel, we consider the constant mobility model which actually is not true. This is because of the vertical electric field, which will attract the carrier towards the surface and accounts for surface scattering thus decreasing the mobility. Thus, we need to model the mobility dependence on the gate-source voltage. They are modeled through a submodel called “low-field mobility degradation” and used to get effective mobility [41] [94].

### 3.3.2 Velocity Saturation and Drain Saturation Voltage

At high lateral electric field along the channel (e.g. at high drain biases and short channel), optical photon scattering is the dominant mechanism since electron is able to gain enough energy to emit optical photons. This high field scattering induces the velocity of the carriers to saturate and degrades the drain to source current directly. This velocity saturation effect can be model via a submodel called current saturation [41], [94].

Saturation channel E-field is given as

$$E_{sat1} = 2VSAT1 \left( \frac{DMOB2}{u_{eff}} \right) \quad (3.30)$$

Where VSAT1 is the saturation velocity and DMOB2 is the mobility degradation factor.

Velocity saturation factor in the linear region is modeled as

$$DVSAT = \frac{1 + \left( delvsat + \left( \frac{delqi}{Esat \times L} \right)^{EXSAT} \right)^{\frac{1}{EXSAT}}}{1 + (delvsat)^{\frac{1}{EXSAT}}} \quad (3.31)$$

Where  $delvsat$  is velocity saturation parameter in the linear region,  $EXSAT$  is the field exponent for velocity saturation and  $delqi$  is the average inversion charge.

$$I_{ds} = \frac{I_{ds}}{DVSAT} \quad (3.32)$$

Drain saturation voltage can be modeled as

$$V_{dsat} = \frac{Esat \times L \times KSAT (V_{gsteff} + 2V_T)}{Esat \times L \times KSAT + V_{gsteff} + 2V_T} \quad (3.33)$$


$$V_{gsteff} = 2V_T \log \left( 1 + \exp \left( \frac{V_{gs} - V_{th}}{2V_T} \right) \right) \quad (3.34)$$

$$V_{dseff} = \frac{V_{ds}}{\left( 1 + \left( \frac{V_{ds}}{V_{dsat}} \right)^{MSAT} \right)^{\frac{1}{MSAT}}} \quad (3.35)$$

Where  $V_T$  is the thermal voltage and  $V_{th}$  is the threshold voltage.  $KSAT$  and  $MSAT$  are the fitting parameters used at high and low drain voltage respectively.

### 3.4 Geometry Dependent Parasitic Capacitance Model

As the channel length is scaled down to nanometer range parasitic becomes dominant factor, which cannot be neglected in circuit simulation [95]. The 2-D cross-sectional view of SiNW FET and parasitic capacitance components are shown in Figure 3.4. Its components are divided into four parts: 1) outer fringing capacitance  $C_{of-gsd/gec}$ , 2) the inner fringing capacitance  $C_{if}$ , 3) overlap capacitance  $C_{ov}$ , and 4) sidewall capacitance  $C_{side}$ . The physical capacitance models for these components are given below [49].



**Figure 3.4 3D schematic view of SiNW FET with parasitic capacitance. The parasitic components are divided into four parts  $C_{side}$ ,  $C_{of}$ , and  $C_{if}$ , where  $C_{of}$  is further divided into  $C_{ofgsd}$  and  $C_{of-gex}$ .**

I) *Sidewall Capacitance:  $C_{side}$*

The sidewall capacitance is as follows,

$$C_{side} = \frac{4\varepsilon_{ox}(H_g - \eta W_g)}{\pi} \ln\left(\frac{b}{a}\right) \quad (3.36)$$

$$\frac{b}{a} = \frac{2\sqrt{L_{S/d}L(L_{S/d} + L_{EXT})(L + L_{EXT})} + 2L_{S/d}L}{L_{EXT}(L + L_{S/d} + L_{EXT})} + 1 \quad (3.37)$$

where  $n$  is the number of channels in parallel for multiwire SiNW FET,  $H_g$  and  $W_g$  are the height and width of a metal gate,  $L_{EXT}$  and  $L_{S/d}$  are the extension and source drain pad length, respectively.

II) *Outer Fringe Capacitance:  $C_{of}$*

The outer fringe capacitance ( $C_{of}$ ) consist of the capacitance between gate to source/drain ( $C_{of-gsd}$ ) and gate to source/drain extension region ( $C_{of-gex}$ ) gate as shown in Figure 3.4. This capacitance varies with the extension length and can be expressed as

(a) For a long extension region in SiNW FET

$$L_{EXT} \geq \sqrt{H_g^2 + W_g^2}$$

$$C_{of} = C_{of-gex} = \frac{8}{\pi} \varepsilon_{ox} \eta \left[ (H_g - R - t_{ox}) \left( 2 \frac{W_g}{H_g} + 1 - \frac{H_g}{\sqrt{H_g^2 + W_g^2}} \right) \right] + \frac{8}{\pi} \varepsilon_{ox} \eta \left[ (W_g - R - t_{ox}) \left( 2 \frac{H_g}{W_g} + 1 - \frac{W_g}{\sqrt{H_g^2 + W_g^2}} \right) \right] \quad (3.38)$$

where  $R$  is the radius of SiNW FET.

(b) When the extension regions is small

$$L_{EXT} \leq \sqrt{H_g^2 + W_g^2}$$

$$C_{of} = C_{of-gsd} + C_{of-gex}$$

$$C_{of-gsd} = \epsilon_{ox} \frac{(4H_g W_g - \pi(R - t_{ox})^2)}{L_{EXT}} \quad (3.39)$$

$$C_{of-gex} = 4\epsilon_{ox} \left( L_{EXT} - t_{ox} + R \ln \left( \frac{L_{EXT}}{t_{ox}} \right) \right) \times \sqrt{\frac{2R}{L_{EXT} + 2R + t_{ox}}} \quad (3.40)$$

III) Inner fringe capacitance:  $C_{if}$

$$C_{if} = 4\epsilon_{si} (R + t_{ox}) \ln \left( \frac{2t_{ox} + R}{2t_{ox}} \right) \quad (3.41)$$

### 3.5 Geometry Dependent Parasitic Resistance Model

Parasitic series resistance became an important issue due to narrow width extension region, which plays a critical role in SiNW FET based device and circuit performance[96]. Here we have added the TCAD calibrated geometry dependant parasitic resistance models as reported in [50] to the core model. The parasitic series resistance is divided into spreading resistance ( $R_{SP}$ ), extension resistance ( $R_{EXT}$ ), interface resistance ( $R_{INT}$ ), deep source/drain resistance ( $R_{DP}$ ) and contact resistance ( $R_{CO}$ ) as shown in Figure 3.5. Spreading, contact and extension resistance are the most dominating resistances in nanoscale regions, which are expressed as




Figure 3.5 2D cross section view of SiNW FET device showing equivalent resistance network to calculate the total resistance.

(a) *Spreading Resistance:  $R_{sp}$*

The spreading resistance of SiNW can be expressed as [7]

$$R_{sp} = \int_{L_{EXT}-L_{EXT1}}^{L_{EXT}} \frac{\rho_{EXT1}(y)dy}{W_{EFF} [(L_{EXT} - y) \tan \alpha + T_C]} \quad (3.42)$$

where  $W_{EFF}$  is circumference of wire,  $\alpha$  spreading angle at which current diverges,  $T_C$  is accumulation layer thickness, and  $\rho_{EXT1}$  is the resistivity in extension regions.

(b) *Source/drain extension resistance:  $R_{EXT}$  is given by*

$$R_{EXT} = \frac{\rho_{EXT2} L_{EXT2}}{A} \quad (3.43)$$

where  $A$  is the area of nanowire.

(c) *Contact resistance:  $R_{CON}$*

The contact resistance of SiNW FET can be expressed as [7]



$$R_{CON} = \frac{\rho_c}{l_T W} \coth \frac{l_c}{l_T} \quad (3.44)$$

where  $l_T = \sqrt{\frac{\rho_c}{\rho_{HDD}}}$ ,  $l_c$  and  $W$  is the length and width of the contact window,  $\rho_c$  and  $\rho_{HDD}$  are the contact and highly doped drain (HDD) resistivity respectively. The extension length ( $L_{EXT}$ ) is divided into  $L_{EXT1}$ ,  $L_{EXT2}$  and  $L_{EXT3}$  as shown in Figure 3.5 and it has varying conductance along the extension because the doping concentration difference from source/drain to channel is the range of  $2 \times 10^{20} \text{ cm}^{-3}$  to  $5 \times 10^{15} \text{ cm}^{-3}$ . These well calibrated models are included in our core model for device and circuit simulation.

### 3.6 Asymmetric SiNW FET Device

The device asymmetry employs the different source/drain extension length. The  $I_{ON}$  can be increased or decreased by changing the length of extension region of SiNW FET device. Larger the extension region, lesser the current due to higher extension resistance vice-versus. Therefore, our compact model is able to predict any kind of asymmetrical extension length by geometrical parasitic capacitance and resistance model. Although, we have not done any device asymmetry analysis but in the future, this model can be used to analyze the impact of asymmetry on the device performance and propose new circuit design guidelines.

### 3.7 TCAD SETUP and SiNW FET Device Structure



**Figure 3.6 (a-b) shows the 3D and 2D cross sectional view of n/p SiNW FET respectively.**

A simplified 3D and 2D view of TCAD silicon nanowire FET device structure are shown in Fig. 3.6. The 2D cross section view show the doping concentration along the channel for both n and p SiNW FET. In this section, we further explain about the important models used in the TCAD device simulation.

Transport model:

The density gradient quantization model is used which is most suitable model to calculate the quantization effects such as shift of the threshold voltage, carrier concentration, reduction of gate capacitance due to shift of the carrier distribution from the silicon-oxide interface [97].

Bandgap Narrowing:

At high impurity concentration, the density of energy states depends on the impurity of concentration, no longer has a parabolic distribution. The reduced bandgap is due to the formation of band tails and the broadening of the impurity band on the edge of valance and conduction band. The effective band gap ( $E_{g\text{eff}}$ ) results from the band gap reduced by band gap narrowing ( $E_{\text{bgn}}$ ) can be written as

$$E_{g\text{eff}}(T) = E_g(T) - E_{\text{bng}} \quad (3.45)$$

Where  $E_g(T)$  is the band gap energy at temperature T can be written as

$$E_g(T) = E_g(0) - \frac{\alpha T^2}{T + \beta} \quad (3.46)$$

Where  $E_g(0)$  is the band gap energy at 0K, and  $\alpha$  and  $\beta$  are the material dependent parameter.

$E_{\text{bgn}}$  is the bandgap narrowing is given by

$$E_{\text{bgn}} = \Delta E_g^\circ + \Delta E_g^{\text{Fermi}} \quad (3.47)$$

Where  $\Delta E_g^{\text{Fermi}}$  is an optional correction and  $\Delta E_g^\circ$  is determined by the bandgap narrowing slotboom model [98]

Mobility Model:

Different mobility models such as temperature dependent, doping dependent, field saturation dependent, carrier-carrier scattering dependent have been reported to estimate the device performance. For more than one mobility model, the mobility can be combined for different bulk ( $\mu_{b1}, \mu_{b2}, \dots$ ) and surface ( $\mu_{s1}, \mu_{s2}, \dots$ ) mobility contributions following the Mathiessen's rule as

$$\frac{1}{\mu} = \frac{1}{\mu_{b1}} + \frac{1}{\mu_{b1}} + \dots + \frac{1}{\mu_{b1}} + \frac{1}{\mu_{b1}} + \dots \quad (3.48)$$

In the simplest case, the mobility is a function of the lattice temperature. Hence, by default the constant mobility model is used in the device simulation to accounts for phonon scattering depending on the lattice temperature as



$$\mu_{cons} = \mu_L \left( \frac{T}{300K} \right)^{-\zeta} \quad (3.49)$$

Where  $\mu_L$  is the mobility due to phonon scattering.

In addition to temperature dependent, to account for the mobility degradation due to impurity scattering and carrier-carrier scattering the Philips unified model [99] is used. High field saturation model encapsulates three submodels: the low-field mobility model, the velocity saturation model, and the driving force model. Starting from the Caughey-Thomas model, the Canali model proposed [97] the high field mobility as

$$\mu(f) = \frac{(1 + \alpha) \mu_{low}}{\alpha + \left[ 1 + \left[ \frac{(1 + \alpha) F_{hfs} \mu_{low}}{v_{sat}} \right]^\beta \right]^{1/\beta}} \quad (3.50)$$

Where  $\mu_{low}$  is the low-field mobility calculated by Mathiessen's rule,  $\beta$  is exponentially dependent on temperature expressed as  $\beta = \beta_0 (T/300K)^{\beta_{exp}}$ ,  $v_{sat}$  and  $F_{hfs}$  are saturation velocity and driving force electric field, calculated using

$$v_{sat} = v_{sat,0} \left( \frac{300K}{T} \right) v_{sat,exp}, \quad F_{hfs} = |\nabla \phi_{n/p}| \quad (3.51)$$

Low-field ballistic mobility model is adopted to include quasiballistic effects. The electric field normal to the closest semiconductor-insulator interface is used in mobility model using the "Enormal" model.

Generation-Recombination:

Generation-recombination process exchange carriers between the conduction band and valance band. Recombination rate through deep defect in the band gap is obtained by Shockley-Read-Hall (SRH) model

$$R_{net}^{SRH} = \frac{np - n_{i,eff}^2}{\tau_p (n + n_1) + \tau_n (p + p_1)} \quad (3.52)$$


with  $n_1 = n_{i,eff} \exp\left(\frac{E_{trap}}{kT}\right)$ ,  $p_1 = n_{i,eff} \exp\left(-\frac{E_{trap}}{kT}\right)$ ,  $n$  and  $p$  are electron and hole concentrations,  $n_{i,eff}$  is the effective intrinsic concentration,  $E_{trap}$  is the difference

between the defect level and intrinsic level with a default value of zero. The minority carrier life time  $\tau_n$  and  $\tau_p$  models consider the effects of doping, electric field, and temperature. The doping dependence of the SRH lifetime is modeled with the Scharfetter relation [97].

### 3.8 Calibration of Compact Model with TCAD and Fabricated Data

#### 3.8.1 Single wire TCAD calibration

In order to validate the compact model, we have calibrated it with sentaurus TCAD and published experimental device data. The device calibration is divided into three parts, threshold voltage ( $V_T$ ), transition regions (from linear to saturation), and  $I_{on}$  region matching. The threshold voltage matching has been done by modifying the work function (wf) of metal and transition region matching by modifying the short channel  $f_{SCE}$  parameter in expression (3.20) and mobility parameter for current.



**Figure 3.7** Comparison of (a)  $I_d$ - $V_g$ , (b)  $I_d$ - $V_d$  characteristics of a n/p SiNW FET between model prediction and TCAD

Moreover, MEXP and KSAT are the very sensitive parameters at low and high drain voltage in the saturation region respectively. These velocity saturation model parameters such as MEXP has a minimum value of 2.0 for circuit convergence and KSAT value is lies between 0.1 to 2. Figure 3.7 shows the excellent  $I_d$ - $V_g$  and  $I_d$ - $V_d$  matching of 10 nm single wire nSiNW and pSiNWFET devices between model and TCAD simulation data. Further, Figure 3.8 illustrates the excellent agreements of experimental device characteristics (I-V) of the short channel length ( $L_g = 30$  nm) data [23], to our compact model.




Figure 3.8 Comparison of fabricated data with model (a) shows the good agreement of  $I_d$ - $V_g$  with different  $V_d$ , (b)  $I_d$ - $V_d$  for different  $V_g$ .

### 3.8.2 Multi Wire I-V and C-V Calibration

Unlike MOSFET in which the drive strength of the device can be increased by increasing the width of transistors, but in the case of SiNW FET, it would be different. The drive strength of SiNW FET can be tuned by three geometrical parameters: diameter, extension length and number of wires in parallel. To change the diameter and extension length of each device become a fabrication issue and complexity as compared to increase in the number of wires in parallel for drive strength. In our work, the multiwire sizing technique is utilized for nanowire circuit design. Therefore, the developed compact model is also calibrated with the single and multiwire NW devices. Figure 3.9 shows the calibration of two and three wires nSiNW FET TCAD simulated  $I_d$ - $V_g$  data with the model. It shows the current strength for SiNW increases more than twice and thrice for 2 and 3 wire SiNW FET as compared to single wire. This is attributed to an important parameter for the high performance circuit design.





Figure 3.9 Matching of model with TCAD for 2 and 3 wire SiNW (a)  $I_d$ - $V_g$  for 2 wire, (b)  $I_d$ - $V_g$  for 3 wire of channel SiNW FET.




**Figure 3.10** Capacitance components of nSiNW FET as a function of  $V_{gs}$  at  $V_{ds}=0$  V obtain from model in comparison with TCAD (a) 1 wire, (b) 2 wire, and (c) 3 wire capacitance.


The compact developed model applies equally-well and accurate to pSiNW FET for single and multiple wire devices. Figure 3.10 (a-c) shows the comparison of model and TCAD of the multiwire capacitance component, e.g. intrinsic capacitance and geometrical dependence parasitic capacitance as a function of  $V_{gs}$  at  $V_{ds}=0$  V. These excellent matching of I-Vs & C-Vs of multiwire TCAD data show the validity of our model. The high accuracy of the model with TCAD and experimental data shows the accuracy of circuit simulation.

### 3.9 Implementation of Model for Circuit Simulation


The developed compact model which is well calibrated with TCAD and fabricated devices is employed in the nanowire circuit simulation. Figure 3.11 (a) shows the schematic diagram of SiNW FET inverter. The static voltage transfer characteristic (VTC) of the SiNW FET inverter is shown in Figure 3.11(b).



**Figure 3.11** (a) Schematic of SiNW FET inverter, (b) Inverter VTC matched with TCAD for different  $V_{dd}$ . The VTC of inverter shows the good agreement between compact model and TCAD (obtained by mixed mode simulation) simulation for different range of supply voltages (from 0.8 V to 0.4 V).



**Figure 3.12** Transient characteristic of inverter matched to TCAD result.



**Figure 3.13** Model calculated  $I_{ON}$  of the device and inverter delay compared to TCAD to change in extension length for SiNW FET.

Further, Figure 3.12 demonstrates the dynamic characteristics of inverter with FO1 load (53aF), illustrating excellent matching with TCAD. Thereafter, the impact of geometrical parasitic (by

varying extension length) on the device ( $I_{ON}$ ) current and CMOS inverter delay are illustrated in Figure 3.13 along with TCAD predicted results. The good agreement between compact model and TCAD highlights the accuracy of the model, including parasitic incorporated in the compact model, and its importance in understanding circuit performance. This model can be utilized to design and analyze NW based CMOS logic circuits and SRAM memory cell.

### 3.10 Summary

The chapter can be summarized as:

1. This chapter presents an accurate, unified compact Verilog-A model for lateral nSiNW and pSiNW FETs, considering all the advanced physical effects. The model integrates scalable parasitic resistance and capacitance. The model accurately predicts device characteristics obtained from TCAD as well as reported fabricated device.
2. Further model validated for single and multiwire devices characteristics which is very important in circuit design.
3. Finally, we simulate NW CMOS inverter circuit and performed the static and transient analysis by varying extension length, the model results are in good agreement with TCAD simulations. The results of circuit simulation demonstrate the value and importance of NW CMOS circuit simulation using HSPICE and Verilog-A framework.
4. This developed compact model is very fast, taking few seconds for the circuit simulation on other hand TCAD takes a much longer time (upto a day) for circuit simulation. Using this model, simulation and design of full range of NWCMOS based digital circuit like SRAM memory and NW based CMOS logic circuits such as AND, OR, NAND and cell library etc. can be easily done. This circumvents the need for performing lengthy, complex, and time consuming TCAD based simulation.

## 4 CHAPTER

### Silicon Nanowire FET based Circuit Design and Analysis

---

#### 4.1 Introduction

In literature, SiNW FET based circuit design and analysis via TCAD mixed-mode simulation has been investigated [100], [101] which is very time consuming (which can take up to 24 hours). In order to overcome the time consuming TCAD based SiNW FET based circuit simulation, an accurate compact model is reported in chapter 3 developed, which includes the important nanoscale effects and device parasitics.

In this chapter, a unified Verilog-A compact model developed in chapter 3 has been employed for SiNW FET based circuit simulation and analysis. The calibrated model card has been employed to design the basic logic gates such as INVERTER, NAND, NOR, buffer, XOR and XNOR for performance analysis. Further, the SRAM design and analysis has been done with multi-wire sizing technique. For SRAM cell design, certain current drive strength ratio between the pull-up (PU), access (ACC) and pull-down (PD) transistor are required. Therefore, depending upon the strength of transistors, SRAM cell design is characterized in various configurations. The different configurations e.g. ‘C<sub>111</sub>’, ‘C<sub>112</sub>’, ‘C<sub>113</sub>’, and ‘C<sub>123</sub>’ (‘C<sub>111</sub>’ denote the number of wires in PU, ACC, and PD transistor respectively) are investigated in terms of performance (static and dynamic), layout area and variability to find the most suitable configuration for SiNW based SRAM cell.

The nanoscale device dimensions have brought a significant device to device random as well as systematic process-induced variation [102]. It may lead to significant uncertainty in the circuit performance. The random variations in SiNW FET includes random dopant fluctuation (negligible in SiNW due to undoped channel) [103], Metal Gate Granularity (MGG) [104], Line edge roughness (LER) [105]. The systematic process induced variation, which includes geometric dependent parameters such as effective channel length, radius and oxide thickness [106]–[108]. We investigate the effect of geometric dependent process variation through Verilog-A compact model on SiNW FET based 6T SRAM cell. The N-curve method has been employed to investigate the effect of geometrical variability on the static read and write stability of SiNW FET SRAM Cell in different design configurations (e.g. C<sub>111</sub>, C<sub>112</sub>,

C\_113, and C\_123). Finally, the effects of voltage scaling (0.8V to 0.4V) on the read/write voltage and current noise variability of SRAM cell have been investigated.

## 4.2 Logic Gates Design

In this section, we describe the generation of 10 nm SiNW based logic gates design and examine a different figure of merits. We discuss the sizing of SiNW based inverter, NAND, NOR, buffer, XOR and XNOR gates for the minimum delay. Other performance parameters such as propagation delay, power consumption, energy, energy delay product (EDP), and power delay products (PDP) are also evaluated, for a wide range of input slew and fan-out [109], [110]. The important thing that has to be taken care of while designing the logic gates is that the rise and fall time at the output should be the same. Unlike MOSFET in which drive strength can be tuned by changing the width of the transistor, in case of SiNW FET drive strength depends on the following factors: no of parallel wires, extension length, and diameter of the nanowire. Changing the extension length and diameter of a nanowire becomes fabrication complexity and results in variability, therefore; we are considering a multiwire sizing technique to match the drive strengths.

### 4.2.1 Sizing of Logic Gates

First, we investigate the number of wires used to pull up and pull down transistor to achieve an equal rise and fall time. For sizing inverter (INV) 1X cell shown in Figure 4.1(a), 1 wire in pull up p-SiNW FET and 1 wire in Pull down n-SiNW FET is used to match the rise-fall delay. For the design of multiple drive strength logic gates, such as INV 2X, INV 3X, and INV 4X an extra transistor in parallel to the existing INV1X transistors are used to rise-fall delay matching. Finding the number of transistors required to pull up and pull down the network for equal fall and rise time is done using Hspice simulations.

NAND/NOR gates are designed such that the fall/rise delay matched to the template inverter. To achieve the same, we need to size the stack transistors correctly. In the case of super threshold stacking, this problem can be solved by selecting the appropriate number of wires in stack transistor so that the current flowing through the pull down in case of NAND and pull up in case of NOR has a same current driving strength as that of INV 1X. Figure 4.1(b) shows the sizing of NAND gate in which digits '1' or '2' denotes the number of wires used for the smallest NAND gate based on the HSPICE simulation. Similarly, the sizing of other gates such



as OR, buffer, XOR, and XNOR is performed in the same way and discussed in the next section. Tabel 4.1 shows the device dimentions used in the logic gate analysis.




Figure 4.1(a) Shows the schematic of an inverter (b) illustrates the schematic of NAND gates, digit numbering indicates the number of wires in parallel.


Table 4.1 Device dimentions used in the logic gate analysis

Parameters	Values		
	nSiNW FET	pSiNW FET	PTM 16nm FinFET
Channel Length $L_G$ (nm)	16	14	16
Radius R (nm)	10	8	-
Fin Height (nm)	-	-	26
Fin Width (nm)	-	-	12
$t_{ox}$ (nm)	1	1	0.8
$V_{DD}$ (V)	1	1	1


#### 4.2.2 Propagation Delay, Input Output Characteristic of Inverter and Input Capacitance of Logic Gates

The timing parameter of the logic gate includes the propagation delay of the circuit and transition time of the applied pulse that output takes while input change. Propagation delay shown in the Fig. 4.2, is defined as the time interval when the input signal crosses 50 % of  $V_{DD}$  to the time when output crosses 50 % of  $V_{DD}$ . The propagation delay is an average the high to

low ( $t_{phl}$ ) and low to high delay ( $t_{plh}$ ) of an inverter as shown in Fig. 4.2. The propagation delay high to low ( $t_{phl}$ ) is the delay when output switches from high-to-low, after input switches from low-to-high. The propagation delay low to high ( $t_{plh}$ ) is the delay when output switches from low-to-high, after input switches from high-to-low. The delay is usually calculated at a 50% point of input-output switching, as shown in the Fig. 4.2. In order to calculate the propagation delay, we use single input switching assumption, which states that only one input will make a transition at a time while keeping the other inputs at a constant voltage. The time taken by the input signal to rise from 10% to 90% of the  $V_{DD}$  as defined as input slew in this work. Further, the static voltage transfer characteristic (VTC) of the SiNW FET inverter is shown in Fig 4.3.



**Figure 4.2 Shows the propagation delay and input slew.**



**Figure 4.3 Shows the input and output characteristic of the inverter.**

Further, input capacitance for the particular input pin is calculated by integrating the input current over the time that input signal switches divided by change in supply voltage during the switching period. The input capacitance of INV1X, INV2X will not be same as later will include number of transistors so more parasitic. The input capacitance of the inverter is expressed as

$$C_{in} = \frac{\Delta Q_{in}}{\Delta V_{in}} = \frac{\int_{t,0.2V_{in}}^{t,0.8V_{in}} I_{in} dt}{\Delta V_{in}} \quad (4.1)$$

whereas  $\Delta Q_{in}$  is change in charge with change in the input voltage ( $\Delta V_{in}$ ) of the inverter.

### 4.2.3 Power Dissipation

The power dissipation in a circuit consists of leakage power, switching power, and short circuit power. Switching power consumption occurs when there is charging or discharging of the load capacitance. Here we considered only dynamic power consumption over a period. For dynamic power first, we calculated the energy from charge through average current integration then divide by a period of input pulse. The dynamic power consumption of basic logic gates by considering different fanout and input slew has been analyzed.

Total Power Dissipation (per cycle) = Static Power Dissipation + Dynamic Power Dissipation

$$= \int_0^t V_{DD} I_{leak} dt + \int_0^t C_L V_{DD}^2 f dt \quad (4.2)$$

whereas  $V_{DD}$  and  $I_{leak}$  are the supply voltage and leakage current.  $C_L$  and  $f$  are the load capacitance and the frequency of transition.

### 4.3 Logic Gates Performance Analysis

In this section, we demonstrate the energy and power efficient 10 nm SiNW CMOS based core logic gates design and comparison with the 16 nm predictive technology model (PTM) MG FinFET technology [111]. The core logic gates consist of INVERTER, NAND, NOR, Buffer, XOR and XNOR are analyzed for wide range of input slew and load capacitance (FO1 and FO4).

#### 4.3.1 Inverter, NAND, and NOR Gate Performance Analysis

The output capacitance of the inverter is estimated from the current integral method as discussed earlier, values of fanout capacitance FO1, FO2, and FO4 are calculated as 58aF, 116aF, and 232aF respectively. Figure 4.4 (a-b) shows the propagation delay  $[(t_{phl} + t_{plh})/2]$  and energy consumption per cycle of INV1X for FO1 and FO4. It shows that the delay of SiNW FET based inverter is nearly the same as FinFET for both the load capacitance. Whereas the energy consumption per cycle of SiNW FET based inverter is significantly lower (more than 2X) than FinFET. The lower energy consumptions illustrate that the NW based circuit is more energy efficient and can be operated to the lower supply voltage to save more dynamic energy. Further, the different drive strength inverter can be design such as INV2X, INV3X etc., by simply increase in the number of wires in the pull up and pull down transistor of INV1X. Figure 4.5 (a-b) shows the large advantage in energy delay product (EDP) and power delay product (PDP) of the SiNW FET inverter at  $V_{DD} = 1$  V compared to FinFET.




Figure 4.4 (a-b) Average delay, energy consumption comparison between SiNW and FinFET based INV 1X for different input slew and load capacitance.




Figure 4.5 (a-b) Energy delay product (EDP), power delay product (PDP) comparisons between SiNW and FinFET based INV 1X for different input slew and load capacitance.

Figure 4.6-4.7 compares the propagation delay and dynamic power dissipation of SiNW FET and FinFET based NAND and NOR gate for a wide range of input slew from 10ps to 260ps at FO1 load. The propagation delay of SiNW FET based NAND and NOR gates is almost equal to FinFETs but the dynamic power is significantly lower for Si NW CMOS. The SiNW CMOS NAND/NOR gate has a ~3X less power consumption as compared to 16 nm FinFET. Table 4.2 compares the energy delay product (EDP) between SiNW and FinFET based 2 input NAND and NOR gates for FO1 load. One can observe from the table that SiNW FET NAND and NOR gate are more energy efficient, showing ~2-3X advantage compare to FinFET due to smaller gate capacitance, better gate control, and short channel immunity. The performance metric of the circuits can be evaluated by the power delay product (PDP), which is the multiplication of average power consumptions and the maximum delay.





Figure 4.6 (a-b) Delay comparisons between SiNW and FinFET based NAND and NOR 1X for different input slew and load capacitance.



**Figure 4.7 (a-b) Dynamic power consumption comparisons between SiNW and FinFET based NAND, NOR gates for different input slew and load capacitance.**

Table 4.3 shows the performance comparison in terms of PDP between SiNW and FinFET based NAND/NOR gates in super threshold regime. The SiNW FET NAND gate has a  $\sim 3\text{X}$  better PDP, the NOR gate has  $\sim 4\text{X}$  better PDP at low input slew and  $\sim 3\text{X}$  at high input slew compared to 16 nm FinFET. These comparisons of delay, power, energy, PDP, and EDP results showcase the benefits of choosing Si NW CMOS logic gate for power and energy efficient application.

**Table 4.2 Energy delay product of NAND and NOR gate.**

	SiNW 10 nm Energy-Delay Product (fJ.ps)			
	NAND FO <sub>1</sub>		NOR FO <sub>1</sub>	
	SiNW FET	FinFET	SiNW FET	FinFET
Rise/Fall time (ps)				
10	0.495	1.737	0.628	2.564
40	1.554	4.506	1.562	5.398
80	3.395	9.261	3.393	9.495
120	5.71	13.88	5.74	14.81
160	8.209	19.56	8.144	19.82
200	11.25	24.07	11.08	25.18
240	14.08	30.42	14.07	31.56
260	15.51	33.83	15.69	34.44

**Table 4.3 Power delay product of NAND and NOR gate.**

	SiNW 10 nm Power-Delay Product ( $\mu\text{W}$ )			
	NAND FO <sub>1</sub>		NOR FO <sub>1</sub>	
Rise/Fall time (ps)	SiNW FET	FinFET	SiNW FET	FinFET
10	0.2479	0.8685	0.3145	1.282
40	0.3949	1.39	0.4176	1.715
80	0.7769	2.253	0.7809	2.699
120	1.215	3.166	1.333	3.697
160	1.698	4.631	1.696	4.747
200	2.308	5.559	2.287	6.045
240	2.855	6.94	2.87	7.403
260	3.478	8.316	3.518	8.41

#### 4.3.2 Buffer, XOR, and XNOR Gates Performance Analysis

Figure 4.8 (a-b) compares the propagation delay and dynamic power dissipation of SiNW FET and FinFET based 2 stage buffer for a wide range of input slew from 5 ps to 220ps at FO1, FO4 loads. The 2 stage buffer can be used as a delay element and to drive a larger fanout load. The 1:1 number of wires in a pull up and pull down is used to design a minimum size a SiNW FET buffer. It shows that the propagation delay of SiNW FET based buffer for FO1 and FO4 loads is almost equal to FinFETs. Whereas, the dynamic power dissipation in SiNW FET buffer is  $\sim 3X$  lower than FinFETs based buffer. The high driving capability, power efficient buffers can also be design by increasing the number of wires in pull up and pull down transistors such as 2:2, 3:3 etc. Figure 4.9 (a-b) shows the energy consumption per cycle and energy delay product comparison between SiNW FET and FinFET based 2 stage buffer. It is observed that the SiNW FET buffer is highly energy efficient, which is  $\sim 3X$  lower in energy consumption compared to FinFET technology. Further, we show the power delay product (PDP) comparison and from Figure 4.10, one can observe that the 10nm SiNW FET technology achieves much better PDP, which is  $\sim 3X$  the lower value against the FinFET technology.




Figure 4.8 (a-b) Delay and power dissipation comparison between SiNW and FinFET based 2 stage buffer for different input slew and load capacitance.






Figure 4.9 (a-b) Energy consumption per cycle and energy delay product (EDP) comparison between SiNW and FinFET based 2 stage buffer for different input slew and load capacitance.





**Figure 4.10 Power delay product (PDP) comparison between SiNW and FinFET based 2 stage buffer for different input slew and load capacitance.**

Figure 4.11(a) shows the comparison of the delay between an inverter and 2-stage buffer for FO1 and FO4 load. The buffer FO1 shows a higher delay compared to an inverter FO1 delay. The buffer has higher delay due to one extra stage, which adds an extra delay between input to output as compared to the inverter delay. In the case of FO4 load, the buffer has lower delay compared to the inverter with FO4 load; this is because the first stage in the buffer is having FO1 load (as shown in the Figure 4.11(b)), therefore, at the intermediate node 'X' transition is very fast which is the input to the second stage. The fast transition at intermediate node leads to decrease the delay of buffer FO4 load. However, the inverter is directly driving the FO4 load. Therefore, overall delay is higher for the inverter with FO4 load compared to 2-stage buffer.






Figure 4.11 Shows the delay comparison between Inverter and buffer at FO1 and FO4 load.

Figure 4.12 (a-b) compares the propagation delay and dynamic power dissipation of SiNW FET and FinFET based XOR gate for a wide range of input slew from 5 ps to 220 ps at FO1, FO4 loads. The multiwire sizing technique is employed to design 2 input XOR gate. It is found that the propagation delay of SiNW FET based XOR gate for FO1 and FO4 loads is almost equal to FinFETs technology. Whereas the dynamic power dissipation in SiNW FET XOR gate is lower than 4X to than the FinFETs technology. The multidrive strength and power efficient XOR gate can be design such as XOR 2X, XOR 3X by increases the number of wires in pull up and pull down transistor of XOR gate.




Figure 4.12 (a-b) Delay and power dissipation comparison between SiNW and FinFET based XOR gate for different input slew and load capacitance.

Further, Figure 4.13 (a-b) shows the energy consumption per cycle and energy delay product (EDP) comparison between SiNW FET and FinFET based XOR gate. It is observed that the significant amount of energy reduction, up to  $\sim 3X$  is achieved by operating 10nm SiNW FET XOR gate in the super threshold regime against the 16nm FinFETs technology. Further, we show the power delay product (PDP) comparison and from Figure 4.14, one can observe that the 10nm SiNW FET technology achieves much better PDP, which  $\sim 4X$  lower value against the FinFET technology.




Figure 4.13 (a-b) Energy consumption per cycle and energy delay product (EDP) comparison between SiNW and FinFET based XOR for different input slew and load capacitance.





Figure 4.14 Power delay product (PDP) comparison between SiNW and FinFET based XOR for different input slew and load capacitance.

Figure 4.15 (a-b) compares the propagation delay and dynamic power dissipation of SiNW FET and FinFET based XNOR gate for a wide range of input slew from 5 ps to 220ps at FO1, FO4 loads. The propagation delay of SiNW FET based XNOR gate for FO1 and FO4 loads is almost

equal to FinFETs. Whereas, the dynamic power dissipation in SiNW FET XNOR gate is lower than 3X to that of FinFETs technology. The multidrive strength and power efficient XOR gate can be design such as XOR 2X, XOR 3X by the increase in the number of wire in a pull up and pull down transistor.



**Figure 4.15 (a-b) Delay and power dissipation comparison between SiNW and FinFET based XNOR buffer for different input slew and load capacitance.**

Further, Figure 4.16 (a-b) shows the energy consumption per cycle and energy delay product comparison between SiNW FET and FinFET based XNOR gate. It is observed that the significant amount of energy reduction, up to ~3X is achieved by operating 10nm SiNW FET XNOR gate in the super threshold regime against the 16nm FinFETs technology. Further, Figure 4.17 shows the power delay product (PDP) comparison and one can observe that the 10nm SiNW FET technology achieve much better PDP, which is ~ 4X lower value against the FinFET technology.




Figure 4.16 (a-b) Energy consumption per cycle and energy delay product (EDP) comparison between SiNW and FinFET based XNOR for different input slew and load capacitance.





Figure 4.17 Power delay product (PDP) comparison between SiNW and FinFET based XNOR for different input slew and load capacitance.

### 4.3.3 Impact of $V_{dd}$ scaling on the delay, energy, EDP and PDP on Inverter

Fig. 18 (a-b) shows the delay and energy consumption of an inverter with the  $V_{dd}$  scaling. The delay increases with the  $V_{dd}$  scaling due to decrease in the drive current of the transistor. Operating a circuit at near threshold regime, results in reduced energy consumption at the cost of circuit speed degradation. Fig. 18 (b) shows significant energy saving ( $\sim 15$  time) at  $V_{dd}$  0.3V compared to  $V_{dd}$  at 1V. Moreover, the energy delay product (EDP) and power delay product (PDP) are also decreases with the  $V_{dd}$  scaling as shown in Fig. 18(b-c).



**Figure 4.18 Shows the inverter delay, energy, energy delay product and power delay product with the supply voltage scaling.**

In summary, the SiNW FET core logic gates such as Inverter, NAND, NOR, buffer, XOR and XNOR performance are analyzed for a wide range of input slew and fanout load. The performance of SiNW FET based logic gates is compared with FinFET based logic gates. It is found that the propagation delay of the SiNW FET logic gates is nearly same as of FinFET based logic gates. Whereas, the power dissipation and energy consumption of SiNW FET based logic gates is  $\sim 3X$  lower than the FinFET based gates. In addition, we have compared the important figure of merit such as energy delay product (EDP) and propagation delay product (PDP). It is found that the SiNW FET logic gates achieved much better EDP and PDP, which are  $\sim 4X$  lower against the FinFET technology. Therefore, the SiNW FET based circuit design and analysis is highly preferable for high speed, energy efficient and low power application. Moreover, from the above results a circuit designer can opt for an appropriate combination of input slew and load capacitance to build the SiNW FET based energy and power efficient large circuit design such as ISCAS'85 benchmarked circuits, standard cell library.

## 4.4 SRAM Cell Design and Analysis

In this section, SiNW FET SRAM cell read and write stability are investigated for various design configurations. The computational effort and time is taken for circuit simulation using our compact model are significantly smaller when compared to TCAD simulations (1 to 2 days).

Figure 4.19 (a) shows the schematic of SiNW FET based 6T static RAM (SRAM) cell in  $C_{112}$  configuration. The notation  $C_{112}$  denotes the number of wires in pullup (PU), access (ACC) and pulldown (PD) transistor respectively. Unlike MOSFET in which current strength depends upon the width of the transistor, SiNW FET has wire as channel and its driving strength is increased by increasing the number of wires. A 6T SRAM cell has  $W_{PD}/W_{ACC} \geq 1$  and  $W_{PU}/W_{ACC} \leq 1$  for acceptable Hold, Read and Write SNM, respectively [112].





Figure 4.19 (a) 6T SRAM cell schematic based on SiNW FET ( $C_{112}$  configuration), (b) Butterfly curve for RNM in  $C_{111}$ ,  $C_{112}$  configuration.

### 4.4.1 Read Stability

The read stability of the SRAM cell is characterized by the read static noise margin (RNM). During the read operation mode the bit cell node  $Q$  stores '0' and  $QB$  node stores '1' keeping  $BL$ ,  $BLB$ , and  $WL$  '1' respectively as shown in Figure 4.19(a). The RNM is computed from the side of maximum square embedded into the butterfly curve formed by the DC sweep of input of the cross coupled inverters as shown in Figure 4.19(b). For the successful read operation, the voltage at the bit cell node  $Q$  should not exceed the threshold voltage of the pull down (PD) transistor  $NW4$  in Figure 4.19(a) [113], [114]. However, read stability of SRAM cell can be achieved by using proper drive strengths of pull-up (PU), access (ACC), and pull-down (PD) transistors. We have considered various design configurations (such as  $C_{111}$ ,  $C_{112}$ ,  $C_{113}$

etc.) for SRAM cell analysis. Figure 4.19 (b), the butterfly curve shows the RNM value of 142 mV, 196 mV in high density  $C_{111}$  and  $C_{112}$  configurations. Further, we have analyzed other different configurations to get high RNM value. Figure 4.20 (a) shows the RNM of SiNW SRAM cell in different configurations  $C_{111}$ ,  $C_{112}$ ,  $C_{113}$ ,  $C_{124}$ , and  $C_{123}$ . It is found from the configurations that, with increase in the number of wires in the PD transistor while keeping ACC transistor wire constant. The RNM value increases due to a decrease in the resistance of PD transistor compared to ACC transistors (e.g. in  $C_{113}$  PD has 3 wires and resistance is equal to  $R_{total}/3$ ). Therefore, lower the node voltage  $V(Q)$  at  $Q$  owing to voltage division of the series resistance combination of the ACC and PD transistor.



**Figure 4.20 (a) READ SNM of SiNW FET 6T SRAM cell in different configurations, (b) RNM comparison with voltage scaling between SiNW and published experimental FinFET, planar devices.**

The RNM decreases with an increase in the number of wires in ACC transistor relative to PD transistors such as configuration  $C_{124}$  (0.177V) to  $C_{123}$  (0.153V). This is due to reduction in the resistance of ACC transistor causing higher  $V(Q)$  which may lead to flip the storage node. Therefore, from this analysis, we can select the appropriate number of wires in the ACC and PD transistor for higher read stability (high SNM). Out of all configurations,  $C_{112}$  and  $C_{113}$  are the best configurations for higher RNM value. Figure 4.20(b) shows the RNM stability with voltage scaling upto 0.2V for 10 nmSiNW FET in ‘ $C_{112}$ ’ configuration. Further, it is compared with other technology nodes such as fabricated data of 45 nm bulk CMOS [113], 20nmthin-buried-oxide SOI (TBO-SOI) [115], 14 nm technology node FinFET at  $V_{dd}$  0.9 [116], 40 nm FinFET [117] and 22 nm CMOS [118]. It is the most stable configuration for low power applications.



#### 4.4.2 Write Stability

The write stability of SRAM cell can be measured by the write noise margin (WNM). The WNM of SRAM is estimated using the butterfly curve formed by the combination of write and read VTC [119]. The write VTC is extracted by DC sweeping the storage node voltage  $Q$ , with BL and WL operated at '1' and BLB biased at '0' while monitoring storage node voltage  $Q_B$ . The WNM is quantified by the side length of smallest square inscribed in the butterfly curve formed by the read and the write VTC of same configuration SRAM cell at the lower half of the curve. The single crossover point in the WNM butterfly curve shown in Figure 4.21(a) indicates the successful write '0' operation. This is due to the voltage  $V(Q_B)$  pulled below the trip point of the inverter formed by  $NW1 - NW2$ , otherwise, it is difficult to write. The writability totally depends upon the ratio of access to pullup transistors. Therefore, we have investigated the various configurations to get high WNM by varying the number of wires of access transistors. The WNM in C\_111, C\_112 configurations are 355mV, 320mV and decreases in C\_113 configuration to 280mV, with increases wires in PD transistor. However, WNM increases with increasing the number of wires in access transistor compared to pull up transistor from C\_123 (330mV) to C\_233 (355mV) configurations. Hence, it is concluded that C\_111, C\_112, and C\_233 are the best configurations for better WNM stability. Further, Figure 4.21(b) shows the comparison of SiNW FET SRAM cell WNM with FinFET [116] and UTB SOI [120] data.




Figure 4.21(a) Butterfly curve for write '0' operation, (b) WRITE SNM of SiNW FET 6T SRAM cell in various configurations.

## 4.5 Dynamic Analysis of SiNW SRAM Cell

In this section, dynamic performance of SiNW FET 6T SRAM cell, that includes read access time (RAT) and write access time (RAT) are discussed. The number of wires is considered as a design parameter for tuning the current drives to improve the read and write access time.

### 4.5.1 Read Access Time

The read operation voltage waveform is shown in Figure 4.22(a) as a function of time for 'C\_111' configuration. The capacitance associated with bit lines is due to source/drain capacitance ( $C_{GD/D}$ ,  $C_{GD/S}$ ) of an access transistor. The capacitance associated with word line is two times the  $C_{GG}$  of access transistor. Hence, the effective load capacitances considered are 256 times of  $C_{GD/D,S}$  and  $2 \times C_{GG}$  are applied on BL/BLB and word line respectively for RAT [121]. The read access time (RAT) is the time difference between the point when the BL/BLB voltage decreases by 50mV from  $V_{DD}$  and 50 % of the WL voltage value [122]. Initially in Figure 4.22(a), before WL rises to the  $V_{DD}$ , the node voltages BL, Q, BLB, QB are set at  $V_{DD}$ , 0,  $V_{DD}$ , and  $V_{DD}$  respectively. As the WL begins to increase from 0 to  $V_{DD}$ , the ACC (NW5) transistor turns on as shown in Figure 4.22(a), consequently, the BL node starts to discharge from its initial value of  $V_{DD}$  through NW5 and NW2 transistor and help to charge the storage node Q. As the WL reaches  $V_{DD}$ , the ACC transistor fall in saturation mode and PD transistor is in linear mode. The ACC transistor in saturation mode act as a constant current source that provide constant current to the PD transistor and keeping node voltage Q nearly constant, even though the BL decreases as shown in Figure 4.22(a). The read access time of SiNW FET in C\_111 configuration is found to be as 23.84ps. Figure 4.22(b) shows the RAT in various configurations from C\_111 to C\_233 and comparisons with the published experimental data such as UTB SOI[120], planar CMOS and CNT FET [123], 14 nmFinFET[116], 22 nm SOI FinFET[124]. The reason for lower access time ( $\text{delay} = CV/I$ ) in SiNW FET based SRAM cell compared to FinFET is due to high current drive strength in SiNW FET (The drive strength can be further increased with increase in a number of wires and hence lower the access time). The current drive in SiNW FET (from the compact model) is 34 % higher than SOI FinFETs [34]. The RAT decreases with increasing the drive strength of ACC and PD transistor which help to quick charge and discharge the storage node. The configuration C\_111 has a highest access time of value 23.84ps and decreases with increase in the number of wires as C\_112, C\_123, C\_233 of value 20.11ps, 10.94ps, and 8.37ps (high speed SRAM cell) at the cost of more cell

area. From Figure 4.22(b), it is concluded that the RAT is better for a design considering wires in  $PD > ACC > PU$  and  $PD/ACC \geq 1$ .




Figure 4.22 (a) Transient analysis during read operation in C\_111 configuration, (b) Read access time (RAT) calculation for different configurations and comparison with the published experimental data.

#### 4.5.2 Write Access Time

Write access time (WAT) is the time required to change the stored bit cell logic (Q, QB). The transient analysis is performed for 10 nm SiNW in C\_111 configuration for WAT as shown in Figure 4.23 (a) by forcing suitable node voltages. Initially, the node voltages at BL, Q, BLB, QB, and WL in write mode are 0,  $V_{DD}$ ,  $V_{DD}$ , 0, and 0, respectively. The effective load capacitance applied on BL, BLB is the same as that is used in the case of RAT. As the word line (WL) begins to increase from '0' to  $V_{DD}$  at the same time the node voltages Q, QB begin to start discharging/charging from  $V_{DD}$  to 0 and 0 to  $V_{DD}$  through the BL and BLB as shown in Figure 4.19 (a). The WAT ( $\tau_{0,write}$ ) is the time difference when storage node voltage Q decreases from the  $V_{(85\%)}$  to  $V_{(15\%)}$  as shown in Figure 4.23(a).

The WAT ( $\tau_{1,write}$ ) for writing  $V_{DD}$  at the bit cell node QB is defined as the time difference when QB node voltage increases from  $V_{15\%}$  to  $V_{85\%}$ . The average of  $\tau_{1,write}$ ,  $\tau_{0,write}$  is defined as the effective WAT. Figure 4.23(b) shows the WAT in various configurations from minimum area SRAM cell C\_111 to C\_233. As we increase the number of wires in PD transistor, the WAT increases C\_111 (1.8 ps) to C\_113 (3.01 ps). Whereas, WAT decreases with increasing the number of wires in ACC transistor from C\_124 (2.6 ps) to C\_233 (1.7 ps) as shown in Figure 4.23(b). It is concluded that the WAT mainly depends upon the number of wires in ACC transistor compared to PU transistor. Moreover, for smaller area SRAM cell designs C\_111 and

C\_112 are the best configurations with low WAT. Although C\_233 showing better WAT compared to C\_111, with the additional penalty of more layout area.




Figure 4.23 (a) Node voltages of WAT for ‘0’ and ‘1’ in C\_111 configuration, (b) Write access time (WAT) of SiNW FET 6T SRAM cell in different configurations.

#### 4.6 SRAM Cell Area Optimization

A top view of SiNW FET 6T SRAM cell layout area with ‘F’ as a minimum feature size (layout parameter) is shown in Figure 4.24(a). The height (H) of the cell is kept constant and width (W) is varied according to the number of wires used in PU, ACC, and PD transistor. Figure 4.24(a) shows the layout in C\_112 configuration with a area of  $12F \times 15F = 180F^2$  (Area = Length  $\times$  Width). In Figure 4.24(b), 10 nm SRAM cell shows various design configurations such as C\_111, C\_112, C\_113, C\_123, C\_124, and C\_233. Out of all these configurations C\_111 is considered as a minimum size SRAM cell configuration with single wire used in PU, ACC and PD transistor. The C\_111 configuration shows area saving of  $\sim 36\%$ ,  $\sim 73\%$ ,  $\sim 146\%$  and  $\sim 109\%$  as compared to configuration C\_112, C\_113, C\_123, and C\_233 respectively. Hence, SiNWFET multiwire sizing technique is employed to realize SRAM cells with better performance parameters (SNM, RNM, WNM etc.) and low area by using an appropriate number of wires in PU, ACC, and PD transistor as a design configuration.





Figure 4.24 (a) Layout of 6T SRAM cell in C\_112 configuration corresponding to, (b) layout area and comparison in various configurations.

### 4.7 SiNW SRAM Variability Analysis

We demonstrate the applicability of unified Verilog-A compact model described in chapter 3 to investigate the effect of device geometry dependent process variability on the stability of 6T SRAM cell. The compact model is calibrated for the variability analysis by TCAD simulations of SiNW FET with  $\pm 15\%$  variation in the channel length, radius and oxide thickness. One thousand Monte Carlo (MC) simulation by HSPICE has been performed to investigate the impact of geometry dependent process variation on the stability of the 6T SRAM cell. We assume that the device parameters such as radius, channel length, and oxide thickness of a nanowire for MC simulations vary by  $\pm 15\%$  in the range of  $3\sigma$  spread [125], [19].

In the short channel SiNW FET device, the channel length becomes a significant source of variation which induces a change in threshold voltage due to drain induce barrier lowering

(DIBL)[126]. Unlike, planar and FinFET devices in which oxide thickness ( $t_{ox}$ ) is strongly controls on drive current and capacitance. In the case of SiNW FET the oxide thickness is the logarithmic dependence of oxide capacitance due to the cylindrical structure, hence causes a negligible change in drive current due to oxide thickness variation [19]. Further, the variation in the radius of a SiNW FET becomes a critical issue and its impact on the drive current is strong compared to the other parameters. Equation (4.3) shows the threshold voltage shift ( $\Delta V_{th}$ ) dependence on the channel length, radius, and oxide thickness to SiNW FET.


The  $\Delta V_{th,SCE}$  is a shift in threshold voltage produced due to SCE [40].

$$\Delta V_{th,SCE} = f_{SCE} [2(V_{th,long} - Q_{dep} - V_{bi}) - V_{ds}] \quad (4.3)$$

where  $f_{SCE}$  is the SCE factor which depends on the channel length and minimum feature size ( $\lambda$ ),  $\Delta V_{th,long}$  is the threshold voltage of long channel device,  $Q_{dep}$  is the depletion charge,  $V_{bi}$  and  $V_{ds}$  are built-in and drain/source voltages. The minimum feature size ( $\lambda$ ) is dependent on the radius (R) and effective oxide thickness [40].

We employ the N-curve method to investigate the effect of device geometry dependent process induced variability on the static read and write stability of SiNW FET SRAM Cell in different design configurations. The N-curve is the simple method to provide both current and voltage information to characterize the read, write SRAM stability. Figure 4.25 shows the N-curve, which monitors the current to external source applied into Q (or QB) node, while voltage  $V(Q)$  is swept keeping BL, BLB, and WL at supply voltage. The three intercept points A, B, and C on N-curve, where current is zero corresponds to the two stable point (A, C) and one metastable (B) point of the butterfly curve (Figure 4.19(b)) of the read SNM. The intercept point A is related to the ACC and PD transistors, while intercept point B relates to the PD and PU relative strength.

The voltage difference between the first two intercept points A and B are interpreted as the maximum tolerable DC noise voltage at the storage node Q of the cell before the stored data of the cell is flipped during the read operation. This voltage difference is defined as a static voltage noise margin (SVNM). The peak current between intercept points A and B, effectively measures the maximum acceptable DC current injected into the storage node of an SRAM cell without disturbing its data, indicated as a static current noise margin (SINM).




**Figure 4.25** The N-curve characteristic in configuration C\_112 under geometrical variation.

In addition to these parameters SVN, SINM, the write trip voltage (WTV), and write trip current (WTI) of the cell need to be measured during the write operation of SRAM characterization. The WTV is the voltage difference (between C and B in N-curve) needed to flip the cell content. Similarly, N-curve also gives the information about the write trip current (negative peak current between C and B) which is required to write the cell, when both the bit lines are kept at supply voltage [119], [127], [128]. Using the above approach we investigate the impact of geometrical process variations on the SRAM cell stability metrics by considering different SRAM configuration, such as C\_111, C\_112, C\_113, and C\_123. A variation  $\pm 15\%$  in channel length, radius and oxide thickness of SiNW FET to study the effect of variability on an SRAM cell is considered.

#### 4.7.1 Impact of Variability on Read and Write Stability

Figure 4.26 shows the normality plot to analyze the SVN, SINM, WTV, and WTI variability at supply voltage 0.8V for four different SRAM design configurations: C\_111, C\_112, C\_113, and C\_123. All the stability metrics such as SVN, SINM etc. are normalized by their mean values. Figure 4.26 (a-b) shows the normality plot of SVN and SINM in four different configurations. The configurations C\_111, C\_112, and C\_113 show a good normality for SVN upto  $\pm 3\sigma$  distribution. However, in case of C\_123 there is a good normal distribution at the center, but the lower and upper tails are deviated above and below  $\pm 3\sigma$ . A measured SVN shows no significant variation ( $\sigma/\mu$ ) ( $\sim 1\%$  to  $1.4\%$  based on design configuration) from the normal distribution. For SINM, configuration C\_113 shows the higher variation  $\sim 5\%$  and C\_123 has lower variation of  $2.57\%$  (But the lower tail has deviated from the normal curve). Other configurations such as C\_111 and C\_112 shows good normality, less

deviation, and variability.



**Figure 4.26** Normality plot of (a) SVNМ, (b) SINМ, (c) WTV, and (d) WTI for different configuration normalized by the mean.

Figure 4.26 (c-d) shows the normal probability plot of the WTV and WTI in various design configurations at supply voltage 0.8V. The configurations C\_112, C\_113, and C\_123 exhibit a good normal distribution for WTV and very less sensitive to variability ( $\sigma/\mu$ ) of values 1.29 %, 0.749 % and 0.98 %, respectively. However, the minimum area configuration, C\_111 shows a slightly larger variation (2.8 %) and longer tail away from the normal distribution in WTV from above and below  $\pm 3\sigma$  range. This longer lower tail may lead to the write failure. The WTI variability is highly sensitive to design configuration as shown in Figure 4.26(d). The minimum area configuration C\_111 possess less variability of 10.8 % and other configuration, such as C\_112, C\_113 and C\_123 exhibits 13.39 %, 14.49 % and 14.95 % respectively. Finally, it is concluded that, the read, write voltage margin is less sensitive to variability compare to read




and write current margin in various SRAM cell design configuration. Since, SiNW FET current drive strength is strongly dependent on the diameter and number of wires used (by increase of two and three wires, the current also increase approximately twice and thrice).

#### **4.7.2 Effect of Voltage Scaling on the Variability of SRAM Cell Performance**

We analyzed the impact of supply voltage scaling on the read and write variability of the SRAM cell. Figure 4.27 shows the effect of supply voltage scaling from 0.8V to 0.4V on the SVN, SINM, WTV and WTI stability of an SRAM cells in various configurations. At the nominal supply voltage of 0.8 V, all these metrics are of good normality of  $\pm 3\sigma$  and nearly linear dependence on the threshold voltage of the pass gate transistor operating in saturation and pull down operating in the linear mode. As the supply voltage drops to 0.4 V variation range increases and the pass gate transistors (NW5, NW6) are no longer in saturation. While pull down transistors (NW2, NW4) enter in saturation mode. Hence, SINM is linearly dependent on the  $V_{th}$  of PD and ACC. As shown in Figure 4.27, the voltage noise margins are less susceptible to variability  $\sim 2\%$  for SVN and  $\sim 5\%$  for WTV depending upon the configuration. On the other hand, read and write static current margin are severely affected by supply voltage scaling. Depending upon the design configuration SINM exhibits  $\sim 18\%$  and WTI shows more than 30 % variability.

The read and write current noise margins vary  $\sim 18\%$  and  $\sim 35\%$  at scaled supply voltage of 0.4 V. Moreover, by employing appropriate SRAM cell design configuration, we can reduce read current variability from  $\sim 18\%$  to  $\sim 16\%$  and write current variability from  $\sim 35\%$  (C\_111) to  $\sim 30\%$  (in C\_112, C\_113, and C\_123). Furthermore, by increasing supply voltage, the read and write current noise reduces  $\sim 2\%$  and  $\sim 10\%$  (at a supply voltage of 0.8 V) respectively. The minimum area SRAM cell configuration C\_111 shows a significantly larger variation (current and voltage stability) with voltage scaling compared to C\_123 (with the penalty of  $\sim 80\%$  more layout area). In conclusion, the SiNW FET based SRAM cell design configurations follow the pelgrom's law of scaling  $1/\sqrt{W \times L}$  (clearly shown in Figure 4.27).



**Figure 4.27** Effect of supply voltage scaling on the (a) SVNMs, (b) SINMs, (c) WTVs, and (d) WTI due to geometrical variability.

As expected, the standard deviation in read/write stability is inversely proportional to the cell area. Therefore, C<sub>123</sub> possess a slightly smaller variation compared to other design configurations as shown in Figure 4.27. The variation difference ( $\sigma$ ) among the various SiNW FET SRAM cell design configurations is small  $\sim 2$  to 3 % (Figure 4.26/4.27). However, the mean ( $\mu$ ) value of noise margin is strongly SRAM cell configuration dependent. This can be clearly seen in Figure 4.20 (a) from the absolute value of read noise margin. The C<sub>112</sub> configuration has  $\sim 35$  % (51mV) higher value of read noise margin compared to C<sub>123</sub> configurations. On other hand, C<sub>113</sub> has slightly better read noise mean values, but there is a large area penalty compared to C<sub>112</sub> configuration. Hence, it is possible to achieve a better SRAM cell design with a high mean value of noise margin and yield compared to large area

design (C\_123). Similarly, for write margin (Figure 4.26 (c-d)), the mean of C\_123 configuration is slightly better than C\_112 configuration but at the penalty of the large layout area. The higher mean value of noise margins gives higher variation tolerance. Therefore, the C\_112 configuration has higher process variation tolerance and less area penalty compared to C\_113 and C\_123. The similar trend of variability is also shown in FinFET based SRAM cell design [4]. Moreover, from our analysis, it is also found that the larger area configurations C\_123 possess a longer tail (upper and lower), and also the deviation from the mean (As shown in the normality curve Figure 4.26).

## 4.8 Summary

This chapter can be summarized as:

1. The energy efficient NW FET based core logic gates such as INVERTER, NAND, NOR, XOR and XNOR have been designed using multiwire sizing technique. We found that the SiNW FET based logic gates achieve low (PDP) average (EDP) compared to FinFET based design.
2. The published experimental and TCAD calibrated Verilog-A compact model with parasitics has been utilized to design and investigate the SiNW FET based 6T SRAM cell. The read, write noise margin and access time of SiNW based SRAM cells using the multiwire sizing technique are investigated by considering various configurations such as C\_111, C\_112, C\_113, C\_124, C\_123, and C\_233.
3. In addition, the impact of geometry dependent process induced variability such as channel length, radius and oxide thickness on the read, write stability of SRAM in different design configuration is analyzed. We find that geometrical variability is extremely influenced by read current noise margin by ~5 %, and write trip current ~15 % depending upon the configuration. Whereas, the static read voltage noise margin and write trip voltage are lower affected by variability ~2 % at supply voltage.
4. Further, we have investigated the effect of supply voltage scaling on the variability of the SRAM cell. From our analysis, it is found that among all design configurations, C\_112 is the better configuration for considering the overall performance such as RNM, WNM, RAT, WAT, layout area, and variability tolerant.



## 5 CHAPTER

### Silicon Nanowire CMOS BTI Modeling

---

#### 5.1 Introduction

SiNW FET is a potential candidate in sub-10 nm technology nodes, which prominently overcomes the issues such as short channel effect, poor gate controllability, high leakage current, low  $I_{ON}/I_{OFF}$  ratio caused by miniaturization of MOSFETs [23], [129]. However, apart from the issues due to scaling, bias temperature instability (BTI) reliability have become major challenges in 3D devices such as FinFET[130] and SiNW FET [30], [19]. Bias Temperature Instability (BTI) includes negative bias temperature instability (NBTI) and positive bias temperature instability (PBTI) which occurs in p and n type MOS devices respectively [27], [131], [132]. The impact of BTI induces an unwanted shift in the threshold voltage ( $V_T$ ) of the device, thus, degraded the ON current. In this chapter we measure NBTI/PBTI reliability of NW p-FET/n-FET fabricated using top-down CMOS process [129]. We experimentally characterize NBTI/PBTI on SiNW device having  $\text{SiO}_2$  gate oxide for a wide range of stress voltage, temperature, time and extracted model parameters. The experiment were performed under two condition i) in the first case, we kept the oxide field constant by keeping constant gate stress voltage and varied the device temperature, ii) in the second case, we kept the temperature constant and varied the gate oxide field for a wide range. Further, we have investigated and developed the SiNW FET BTI stress and recovery threshold voltage predictive model. Finally, we integrated BTI threshold voltage and mobility degradation model in SiNW FET Verilog-A compact model to investigate the impact of BTI on circuit performance.

#### 5.2 Negative Bias Temperature Instability in pSiNW FET

##### 5.2.1 Device Structure and Experimental Setup

The stress experiments are performed on p-SiNW FET devices. The devices used in the study were fabricated using top-down CMOS fabrication process having self-limiting oxidation process for nanowire formation [9]. The devices have p+ poly gate with gate oxide thickness  $t_{ox}$  of 3.5 nm, channel length ( $L_g$ ) of 400 nm–750nm and diameter ( $D$ )15 nm. Figure 5.1 shows the cross-sectional view of SiNWFET with interface trap charges. The NBTI for p-

SiNW FETs is measured using conventional stress-measure technique employing Keithley 4200 semiconductor characterization system (SCS) which is equipped with self programmed KITE software. KITE software is capable for various types of electrical characterization such as precision DC current-voltage (I-V), AC impedance, and pulse or transient current-voltage (Ultra fast I-V). The Keithley 4200 SCS is connected through cable with 4 probe station for device under test. In 4 probe station, three probes are connected to source, drain, gate and 4<sup>th</sup> probe kept common during measurement. The time varying stress experiments are performed at a different temperature and gate stress voltages through self programmed KITE. The model parameters are extracted from long time stress values.




Figure 5.1 Cross sectional view of SiNW FET channel showing interface traps.

### 5.2.2 Model Description during Stress Phase

The NBTI threshold voltage model depends on conditions such as stress time, operating temperature and applied vertical gate electric field at which devices are stressed. Figure 5.2(a) shows variation of the threshold voltage with stress time at different gate bias.

The degradation in threshold voltage due to the interface trapped charges ( $\Delta N_{it}$ ) can be expressed as

$$\Delta V_T = C_1 t^n \quad (5.1)$$

where  $C_1$  is a constant,  $t$  is the stress time and exponent “ $n$ ” is the signature of diffusing species in Reaction-Diffusion model [59]. Initially, there is a significant degradation, which can be attributed to larger electric field due to cylindrical gate structure resulting in enhanced  $H_2$  and diffuse away from interface, and more trapping in stress induced defects in gate insulator [76].

The slope indicated in Figure 5.2(a) gives the value of time exponent  $n \approx 0.168$ .

The oxide electric field is an important factor contributing to enhancement of NBTI in SiNW FET. The curvature of concentric cylindrical structure leads to accelerated large interface trap generation in 2D mode. The field dependence of NBTI arises due to the electro-chemical nature of the NBTI reaction [133]. As the diffusing elements  $H/H_2$  are charge neutral, thus the effect

of electric field will appear only near Si/SiO<sub>2</sub> interface region. Figure 5.2(b) shows measured data of exponential relation between stress field ( $E_{ox}$ ) [134] and  $\Delta V_T$ . The field dependent shift in threshold voltage is modelled as:

$$\Delta V_T = C_2 e^{\beta E_{ox}} \quad (5.2)$$

$$E_{ox} = \frac{(V_g - V_{th})}{R \ln(1 + \frac{t_{ox}}{R})} \quad (5.3)$$

where  $C_2$  and  $\beta$  are a constant,  $V_g$  and  $V_{th}$  are the applied gate voltage and threshold voltage during strong inversion,  $R$  and  $t_{ox}$  are the NW radius and oxide thickness of a device, respectively. The threshold voltage shift  $\Delta V_T$  is a good approximation ( $\beta$  is a constant and  $E_{ox}$  is oxide field at the Si-SiO<sub>2</sub> interface) [58]-[135] for modelling field dependence of NBTI.




Figure 5.2(a) NBTI induced  $\Delta V_T$  comparison between experimental and model equation, (b)  $\Delta V_T$  versus oxide electric field at different stress time.




Figure 5.3 (a) NBTI induced  $\Delta V_T$  comparison between experimental and model equation at different temperatures (for constant gate stress voltage of ( $V_{g_s} = -4.5$  V)), (b) shows the  $E_a$  value from the slope of  $\Delta V_T$  and  $(1/kT)$ .

In addition to the stress time and field dependence, the temperature also plays a key role in NBTI activation energy. Figure 5.3(a) shows the impact of temperature on the threshold voltage degradation. Figure 5.3(b) shows the Arrhenius T activation nature of NBTI. For Arrhenius T activation the temperature dependence of a shift in threshold voltage can be modeled as:

$$\Delta V_T = C_3 e^{-E_a/kT} \quad (5.4)$$

Where  $C_3$  is a constant,  $E_a$  the activation energy,  $k$  is the Boltzmann constant and  $T$  is the temperature in Kelvin. The value of  $E_a$  is determined from the slope of curve shown in Figure 5.3(b) and extracted values are in the range of 180meV-200meV. The extracted values of  $E_a$  are consistent with experimentally reported values in literature [13].

The complete threshold voltage degradation model combining (5.1)-(5.4) is expressed as

$$\Delta V_T = A e^{\beta E_{ox}} e^{-E_a/kT} t^n \quad (5.5)$$

where  $A$  is a constant, it is expected that the parameters  $\beta$  and  $A$  include technology dependent effects such as gate dielectric, gate metal and other related processes. Figure 5.4(a) compares NBTI degradation of p-SiNW FET along with experimental bulk FinFETs and conventional planar MOSFETs [136]. To get fair comparison of different technologies, change in  $V_T$  is for plotted for oxide field as shown in Figure 5.4(b) for 500s and 1000s of stress. We see from Figure 5.4(b) that for same oxide field, planar MOSFETs has a lower degradation followed by FinFET, with SiNW FET being the highest. This can be attributed to: (i) lower vertical electric field (due to planar structure), (ii) lesser initial 1-D diffusion of hydrogen and lesser traps. Further, FinFETs show less threshold voltage degradation compared to SiNW FET at same the temperature (100°C) and oxide thickness due to the structural difference.




Figure 5.4 (a) NBTI benchmarking and comparison among different technologies: planar, FinFET and NW MOSFETs, (b) Oxide field comparisons of different technologies.



**Table 5.1 NBTI model parameter values.**

A	$\beta$ (V/m) <sup>-1</sup>	E <sub>a</sub> (meV)	n
83.5	4.05x10 <sup>-9</sup>	180	0.168


Cylindrical structure NW FETs are more susceptible to NBTI reliability due to its cylindrical structure leading to: i) increased 2D hydrogen diffusion during NBTI stress compared to 1D diffusion in traditional planar devices, ii) significant enhancement of gate electric field due to the larger curvature, resulting in larger trap generation in gate dielectric, iii) stress induced defects in cylindrical gate oxide during the fabrication process causing larger oxide charge trapping during NBTI stress [75]-[30]. The NBTI degradation obtained from our model with a same oxide thickness (field) and temperature, as earlier published SiNW FET threshold voltage data [76] compares well, which demonstrate the accuracy and scalability of our model. The model parameters obtained from the stress experiments are listed in Table 5.1.

### 5.3 SiNW FET NBTI Recovery Modeling

The threshold voltage degradation due to NBTI starts to recover after stress is removed [137]. Therefore, neglecting stress recovery would result in underestimation of a device lifetime. During stress period threshold voltage increases due to degradation and decreases during a recovery period because hydrogen atoms diffuse back to the interface again [138]. The recovery response to stress is an important aspect of NBTI as continuous DC stress is rarely seen in real applications. Figure 5.5 shows temperature dependent NBTI recovery behavior for devices used in this work. In [139], [137] authors presented a stress recovery model which is given as

$$\Delta V_{\text{thr}}(t) = \Delta V_{\text{tho}} \times (1 - \alpha(t - t_o)^n) \quad (5.6)$$

where,  $\Delta V_{\text{thr}}(t)$  is the degradation at time  $t$ ,  $\Delta V_{\text{tho}}$  is the degradation at the end of stress period or at the beginning of recovery period,  $t_o$  is stress period,  $\alpha$  is the proportionality constant (dependent on temperature), and  $n$  is the time exponent expressed in (5.1). Figure 5.5 shows the threshold voltage shift during stress and recovery time at constant voltage and different temperature. The value of  $\alpha$  is determined by substituting all other parameters in the recovery threshold voltage model equation (5.6). The all other parameters value such as  $\Delta V_{\text{thr}}(t)$ ,  $\Delta V_{\text{tho}}$  and  $n$  are extracted from the experiments.



**Figure 5.5 Shows the threshold voltage degradation for dynamic NBTI (Stress Voltage  $V_{gs}=-4.5V$ ) at various temperature, and comparison between experimental data and model.**

Figure 5.5 also shows the comparison of experimental, and predicted model using (5.5) and (5.6) for stress and recovery for p-SiNW FET in which DC stress is applied for 1000 s and then  $V_g$  positive value is applied for next 1000 s at three different temperatures.

#### 5.4 Integrated NBTI Model for NW Circuit Simulation

In the previous section, we presented separate stress and recovery models. However, in practical circuit operations, long term degradation model, which include both stress and recovery according to the input signal (e.g. duty cycle) is required. Figure 5.6 shows the stress and recovery cycle for N number of periods of digital signal. During the 1<sup>st</sup> stress phase  $\Delta V_T$  increases with time and is modeled as  $\Delta V_{ths} = Kt^n$  (obtained from DC stress), where K includes the field and temperature dependent parameters, whereas in recovery phase,  $\Delta V_T$  decreases and is modeled as  $\Delta V_{thr} = \Delta V_{ths,t_0} (1 - \alpha(t - t_0)^n)$  from recovery model, where  $\Delta V_{ths,t_0}$  is the threshold voltage degradation at the end of stress phase and  $t_0$  represent the stress time period. The shift in the threshold voltage after cycle, which includes both stress and recovery depends upon the previous cycle threshold voltage [64]. Hence, the iterative method for stress and recovery is used to predict threshold voltage for long duration, which is clock period and duty cycle dependent. The threshold voltage degradation at the end of stress phase of the N<sup>th</sup> cycle can be expressed as

$$\Delta V_{ths}(N) = K \left[ \left( \frac{\Delta V_{th}^{N-1}}{K} \right)^{1/n} + g T_{CLK} \right]^n \quad (5.7)$$

where K is the stress voltage and temperature dependent parameter, g is the duty cycle, and  $T_{CLK}$  is the clock period.

Threshold voltage after recovery in  $N^{\text{th}}$  cycle can be expressed as

$$\Delta V_{\text{thr}}(N) = \Delta V_{\text{ths}}(N) [1 - \alpha[(1 - g)T_{\text{CLK}}]^n] \quad (5.8)$$

Where  $\Delta V_{\text{ths}}(N)$  is the net threshold voltage degradation at the end of the stress phase of  $N^{\text{th}}$  cycle and  $\alpha$  is the recovery factor. Therefore, employing an iterative process of stress and recovery in Eq. (5.7-5.8), we can predict the net degradation in threshold voltage for any number of cycles with any duty cycle. The result of DC vs AC prediction using the above approach is shown in Figure 5.7(a) for different duty cycles. We observe that after a large number of cycles AC stress tend to asymptotically follow the same power law ( $n=1/6$ ) with time as DC stress.





Figure 5.6 Schematic diagram for an estimation of  $\Delta V_T$  during AC Stress.

Due to extremely large number of computations, it is impractical to run cycle to cycle simulation for long time prediction (e.g. 3 to 10 years) of circuit performance. We use method investigated in [140], in which NBTI degradation can be represented as being asymptotically equal to the  $\gamma$  times DC NBTI degradation. The degradation ratio is denoted by  $\gamma$  shown in Figure 5.7(b),

$$\Delta V_T(AC) = \gamma \Delta V_T(DC) \quad (5.9)$$

where  $\gamma$  is the scaling factor, which depends on the duty cycle of the signal. Figure 5.7(b) shows the value of  $\gamma$ , which is independent of frequency as verified for a wide range of frequency range (1 kHz to 10GHz).




**Figure 5.7** (a) NBTI degradation for DC and AC stress under different duty cycles, (b) Show the asymptotic ratio of AC to DC ( $\gamma$ ) degradation with frequency.

## 5.5 Positive Bias Temperature Instability (PBTI) in nSiNW FET

Positive bias temperature instability (PBTI) has an important reliability concern for n-MOS FET devices in an ultra scaled transistor which degraded the threshold voltage and reduced current strength. The shift in  $V_T$  due to PBTI in n-MOSFETS FET with stress voltage, temperature and stress time is due to (i) electron tunneling and trapping into the pre-existing oxide traps, (ii) newly generated traps in bulk oxide due to high oxide field [28], (iii) stress induced defects in gate oxide during the fabrication process causing larger oxide charge trapping.

### 5.5.1 Model Description of n-SiNW FET during Stress Phase

The n-SiNW FET devices have been characterized for a wide range of stress voltage, temperature and stress time. In our measurement, we have first stressed the nSiNW FET at different gate voltages +4.0 V, +4.0 V, and +5.0 V at room temperature for longer stress time (~10000 sec) and measured the threshold voltage. Fig. 5.8 shows the shift in threshold voltage with stress time at different stress voltages. The shift in threshold voltage has been measured from the shift in the slop of the transfer characteristic due to the applied stress voltage. The shift in the threshold voltage is attributed to (i) electron tunneling and trapping into the pre-existing oxide traps, (ii) newly generated traps in bulk oxide due to high oxide field, (iii) generation of acceptor type traps causing positive  $V_T$  shift [28]. Since due to the cylindrical gate structure of SiNW FET, it possess a larger gate area and multiple crystallographic orientations (100, 110, 111 etc.) of gate oxide causes more traps formation and electron trapping [76].



**Figure 5.8** Threshold voltage shift under the influence of positive gate stress (n-SiNW FET) in (a) Linear, (b) log plot.

A generic NW  $V_T$  model PBTI under the DC stress is described by the power law framework [62] modeled by

$$\Delta V_T = C e^{\beta E_{ox}} e^{-E_a/kT} t^n \quad (5.10)$$

where  $C$  and  $\beta$  are dependent on process parameters such as gate dielectric, gate metal, and other process associated parameters. The parameters  $E_a$ ,  $k$  and  $T$  denote the activation energy, Boltzmann constant and temperature respectively. These, threshold voltage model parameters, due to PBTI are extracted in similar ways as NBTI (In section 5.2). Figure 5.8(a-b) shows the good agreement between model and characterized data for PBTI.

Figure 5.9 compares the NW  $V_T$  degradation due to PBTI/NBTI with the published experimental planar MOSFETs [141], [136] and FinFET[142], [136] data. Figure 5.9 shows that the NW PBTI degradation is higher than the planar MOSFET due to high oxide field. Further, the lower degradation in NW FET is attributed to  $\text{SiO}_2$  gate oxide of fewer traps, consequently less trapping compared to FinFET with high- $k$  gate dielectric. Table 5.2 shows the NBTI/PBTI model parameters extracted from the stress experiments. These extracted parameters are consistent with experimentally reported values in [135], [141].

**Table 5.2** NBTI/PBTI model parameters value.

	$\beta(\text{V/m})^{-1}$	$E_a(\text{meV})$	$n$
<b>NBTI</b>	4.05e-9	180	0.168
<b>PBTI</b>	3.5e-9	246	0.12




Figure 5.9 Shows the comparison of threshold voltage shift due to PBTI among nSiNW FET, planar MOSFETs and FinFET technology.

## 5.6 Compact Model Incorporating BTI for Circuit Simulation

### 5.6.1 NBTI Model Incorporation for 10 nmSiNW FET Circuit Simulation

The BTI model found from fabricated devices in section 5.2 and 5.5, is scaled to nanoscale NW FET using model scalable parameters [143], [138]. In order to utilize threshold voltage degradation model for lower technology node, we modify electric field  $E_{ox}$  (which depends upon oxide thickness and radius of the device), gate voltage  $V_g$  and temperature  $T$ , whereas other model parameters given in Table 5.2 are kept constants.




Figure 5.10 (a-b) Shows the shift in the  $I_d$ - $V_g$  characteristics on NW device under the influence of NBTI and PBTI respectively.




Figure 5.11 Shows the DC and AC  $V_T$  degradation due to NBTI/PBTI in (a) log, (b) linear scale for 10 year of life time.

Figure 5.10 (a-b) shows the device  $I_d$ - $V_g$  characteristic before and after the stress due to NBTI and PBTI on 10 nmpSiNW FET and nSiNW FET devices respectively. This device characteristic prediction, demonstrating the model capability for NW based circuit design and analysis. Further, Figure 5.11 (a-b) show model predicted threshold voltage shift (in log and linear plot) due to DC and AC NBTI/PBTI model for 10 year lifetime for 10 nm NW PMOSFET, with channel length  $L_g=14$  nm, radius  $R=5$  nm, and oxide thickness  $t_{ox}=1$  nm. In addition to the degradation in threshold voltage, the increase in interface trap charges also results in the degradation of carrier mobility. The mobility degradation factor can be express empirically as a function of interface trap density as [144]:

$$\mu_{deg} = \frac{\mu_{eff}}{1 + \alpha_1 N_{it}} \quad (5.11)$$

where,

$$N_{it} = \frac{(\Delta V_T C_{ox})}{q} \quad (5.12)$$

$$C_{ox} = \frac{\epsilon_{ox}}{(R \ln(1 + t_{ox}/R))} \quad (5.13)$$

$\alpha_1$ , is the degradation factor and its value from measurement is calculated as  $0.1(10^{-11} \text{cm}^2)$ ,  $\Delta V_T$  is the threshold voltage degradation,  $C_{ox}$  oxide capacitance and  $q$  is the electronic charge. The integrated NBTI model also incorporates mobility degradation as modeled by Eq. 5.11.

Figure 5.12 (a-b) shows the hierarchical framework and equivalent circuit schematic to integrate NBTI model for the circuit performance prediction. We begin with the calibrated current – voltage ( $I - V$ ) data of a fresh device at time  $t=0$  s to prepare the nominal model card. Further, extract the threshold voltage for fresh and stressed device using the constant current

method. We extract the shift in  $V_T$  and mobility degradation factor ( $\mu_{deg}$ ) value for time  $t > 0$  s from the developed threshold voltage and mobility degradation model of SiNW FET. Further the aged model card is generated using the combination of fresh and degraded threshold voltage and mobility model. With the help of aged model card and compact Verilog-A model, we write circuit netlist in HSPICE and simulate the circuit performance at any time. The complete BTI simulation flow is used to analyze the impact of BTI (NBTI+PBTI) on NW based circuits in the next chapter.




Figure 5.12 (a) Overview of the simulation flow for the prediction of circuit performance degradation due to BTI, (b) p/n-SiNW FET BTI equivalent circuit.



## 5.7 Summary

This chapter can be summarized as:

1. The p-SiNW FET threshold voltage NBTI model during stress and recovery phase has been obtained from the experimentally measured data.
2. The n-SiNW FET threshold voltage PBTI model during stress phase has been obtained from the experimentally measured data.
3. Presented a flow chart to incorporate the BTI (NBTI+PBTI) reliability model in Verilog-A compact model for NW CMOS circuit design and analysis.





## 6 CHAPTER

### Impact of BTI Reliability on NW Circuits

---

#### 6.1 Introduction

In the previous chapter, we have developed a comprehensive framework in which a NW BTI reliability model is integrated into Verilog-A compact model for circuit analysis. In this chapter, we analyze the impact of BTI (NBTI+PBTI) reliability and time zero variability on the basic logic gates and 6T SRAM cell. First, the impact of NBTI on SiNW FET based inverter delay degradation and 13-stage ring oscillator (RO) frequency degradation for 10 year lifetime is investigated. Further, we have designed a SiNW FET based SRAM cell and discussed NBTI impact on SRAM cell performance. The multiwire sizing technique has been employed to design a NW based 6T SRAM cell in different design configurations. We have investigated the impact of NBTI on the static and dynamic stability of SRAM cell by considering various design configurations such as C\_111, C\_112, C\_113, C\_123, and C\_122 (e.g. configuration C\_112 denotes the number of wires in pull up, access and pull down transistor respectively). Thereafter, we investigate the impact of BTI (NBTI+PBTI) on propagation the delay of logic gates such as Inverter, NAND, NOR, and SRAM cell read/write stability. Further, SRAM cells read stability under the combined effect of BTI and time zero variability in three different cell design configuration such as C\_111, C\_112, C\_123 is studied. Finally, it is shown that with suitable SRAM cell design configuration the reliability and variability tolerable circuits can be designed.

#### 6.2 Impact of NBTI on NW Circuit Performance

In this section, we investigate the impact of NBTI on the circuit performance using NBTI integrated compact Verilog-A model for 10 nm NW CMOS. We analyze the impact of NBTI on the inverter, ring oscillator and 6T SRAM cell crucial performance parameters. The NBTI effects on circuits are simulated at 105 °C temperature, and 0.9 V supply voltage for a 10 year lifetime.

### 6.2.1 Inverter and Ring Oscillator Performance under NBTI

Figure 6.1(a) shows the percentage delay degradation of a FO4 load (232 aF) inverter at 25 %, 50 %, and 75 % of input duty cycle for 10 year lifetime. The delay degradation of inverter during the initial phase of a life time (say before 1<sup>st</sup> year) is very high and increases with duty cycle value. The large degradation during 1<sup>st</sup> year can be attributed to the large initial stage  $V_T$  degradation (as seen in Figure 5.11, chapter 5). This occurs due to the higher oxide field and larger stress induced defects in the cylindrical structure of NW gate insulator. The 25 % duty cycle of inverter exhibiting less degradation compared to 50 % and 75 % duty cycle due to the higher recovery effect (due to more off time). Figure 6.1 (b) shows the frequency degradation of a 13 stage ring oscillator (RO). The result shows that the overall RO operating frequency is degraded by ~7.5 % for 10 year lifetime. Figure 6.2(a) shows the benchmark comparison of SiNW FET inverter delay degradation with planar [78] and FinFET[145] technologies. We note that the initial delay degradation of SiNW FET is very high due to high oxide field compared to planar and FinFET. Further, Figure 6.2(b) shows the 11 stage SiNW FET RO degradation compared to the planar CMOS [146], we note that NW CMOS has higher degradation due to trapping and large interface state degeneration in gate oxide due to cylindrical structure with respect to planar RO.




Figure 6.1 (a) Delay degradation of inverter at different duty cycle, (b) Absolute and percentage frequency degradation of the 13-stage SiNW FET based ring oscillator due to NBTI.




Figure 6.2 (a) The comparison of the relative delay degradation among SiNW, FinFET and planar CMOS inverters, (b) A comparison of 11-stage RO Frequency degradation between SiNW FET and planar CMOS technology at temperature 27 °C and 105 °C.

### 6.2.2 SRAM Cell Stability

The multiwire sizing technique have been employed (as discussed in chapter 4) to design the NW 6T CMOS SRAM cell. Figure 6.3(a) shows the schematic of a SiNW based 6T SRAM cell in C<sub>111</sub> configuration. The configuration C<sub>111</sub> denotes the number of wires in pull up (PU), access (ACC) and pull-down (PD) NW transistor respectively. The SRAM cell stability is measured by the static noise margin (SNM), which quantifies the amount of noise voltage required at the internal bit cell node to flip the cell's contents, when the SRAM cell is in hold, read and write modes [147].





Figure 6.3(a) Schematic of SiNW FET based 6T SRAM cell in the C<sub>111</sub> configuration with the NBTI affected transistors. (C<sub>111</sub> denotes the number of wires in pull up, access and pull down transistor respectively), (b) shows butterfly curve for HSNM in C<sub>111</sub> and C<sub>112</sub> configurations.




**Figure 6.4(a-b) Show the HSNM and RNM degradation due to NBTI for the 10 year lifetime considering different configuration (open symbol shows the % degradation).**

We have already discussed the basic read/write static and dynamic analysis of 6T SRAM cell in chapter 4. With the basic understanding of HOLD, READ, and WRITE operation, we investigate the effect of NBTI on the stability and performance of SiNW 6T SRAM cell. As shown in Figure 6.3(a) NBTI effects occur in PMOS devices. For SRAM cell the HOLD and READ stability are characterized by their static noise margin (SNMs), therefore larger the SNM, the higher is the stability. Figure 6.4(a) shows up to 4.5 % degradation in the HSNM stability due to NBTI for 10 year lifetime depending upon the design configurations. The degradation in hold static noise margin (HSNM) is mainly due to the NBTI impact on pull up NW1 and NW3 transistors. The SRAM HSNM with C\_112 (0.5 %) configuration is least affected for the 10 year lifetime compared to the maximum in C\_123 (4.5 %). The HSNM degradation in C\_112 and C\_123 configurations is due to the asymmetric strength of inverter (two and three wires in PD) formed by NW1, NW2, and weakening of PU (NW1) transistor due to NBTI cause squeezing of the upper lobe of butterfly curve.

NBTI degradation in PU transistors (NW1,3) leads to a significant effect on the RNM stability due to the reduction of the logic threshold voltage of an inverter formed by NW3,4 transistors. Figure 6.4(b) shows the impact of NBTI on the RNM of 6T SRAM cell in different design configuration. In C\_111 configuration the RNM value degrades from 145 mV to 136 mV, around 6 % for the 10 year lifetime, whereas only ~ 1 % degradation is observed for C\_112, C\_113 and C\_123 configuration as shown in Figure 6.4(b). This lower degradation of RNM in C\_112, C\_113 and C\_123 is due to increase in the number of wires in PD transistors. Because of that, more reduction in the  $V_{read}$  ( $V(Q)$ ) voltage compared to the reduction of trip voltage

$V(QB)$  due to NBTI on NW3. Therefore, the SRAM cell with C\_111 and C\_122 have higher chances of failure due to NBTI as compared to C\_112, C\_113, C\_123 configuration as shown in Figure 6.4(b). Out of all these configurations, C\_112 is the best configuration in the terms of lower HSNM and RNM NBTI degradation.


In contrast to HOLD and READ stability, WRITE stability improves with NBTI. This is because NBTI degrades the driving capability of p-SiNW FET NW1 and NW3 is resulting in a less effort (easy to pull down of QB node below the trip point of the inverter formed by NW1,2 transistor) to write the data at  $V(Q)$  or  $V(QB)$  node. Figure 6.5 shows the write margin improvement in different SRAM cell configurations. The WM is calculated employing WL sweep methodology. WM is primarily depended upon the access and pull up transistors. The absolute value of WM in C\_122, and C\_123 configuration is large due to the high driving capability of access transistor. However, the percentage improvement in WM due to NBTI is less because of node voltages  $V(Q)$  and  $V(QB)$  counter balance each other resulting in less impact of NBTI on WM. In other configurations such as C\_111, C\_112, and C\_113, the absolute WM is lower. For these configurations, high drive strength of the PD (NW2) transistor leads to decrement in the  $V(Q)$  node voltage, at the same time due to NBTI in PU (NW3) the node voltage  $V(QB)$  decreases. Hence, due to this combined effect (decreasing the node voltages simultaneously), there is a larger improvement in the C\_111, C\_112 and C\_113 configuration NBTI degradation. It is seen that the WM improves ~3.5 %, depending upon the SRAM cell configurations.



**Figure 6.5 Shows write margin (WM) improvement over a 10 year lifetime.**

Apart from static stability degradation, NBTI also affects the read/write access time of a SRAM cell significantly. The READ access time (RAT) is the time taken to discharge the bit-line BL

through ACC (NW5) and PD (NW2) transistors. The RAT is inversely proportional to the read current  $I_{READ}$ , which passes through NW5 to NW2 transistor as shown in Figure 6.3(a). Figure 6.6 (a) shows the READ current in different SRAM configurations, which is not affected by NBTI because of n-SiNW FET (NW5 and NW2) operates during read phase. On the other hand, write access time as shown in Figure 6.6(b), (improves) with NBTI due to the weakening of PU (NW3) p-transistor leading to the faster discharge of node V(QB). We found that due to the NBTI WAT improves  $\sim 3-7\%$ , depending on the configuration used for SRAM design, this can be observed in the Figure 6.6(b). Considering all SRAM cell metrics such as HSNM, RNM, WNM, RAT, WAT, C\_112 configuration is the best configuration.




**Figure 6.6 (a) Shows insignificant impact of NBTI on the read current for 10 year life time, (b) Absolute value of write access time improvement over a 10 year lifetime.**

### 6.3 Effect of BTI (NBTI+PBTI) on NW Circuits Performance

In this section the calibrated physics based Verilog-A compact model with integrated BTI (NBTI+PBTI) predictive reliability model is used to investigate the NW FET based core logic gate delay, and SRAM cell read/write stability performance. The device and reliability models developed employ HSPICE through Verilog-A interface for circuit analysis.




### 6.3.1 Impact of BTI on Logic Gates




**Figure 6.7 Shows the schematic with NBTI/PBTI affected transistors of (a) Inverter, (b) NAND gate.**

Figure 6.7(a-b) shows the schematic of SiNW FET-based CMOS inverter circuit and NAND gate with NBTI and PBTI affected transistors. Since, NBTI and PBTI degrade the threshold voltage of PMOS and NMOS device respectively, for a logic gate, the delay from low to high ( $T_{PLH}$ ) and high to low ( $T_{PHL}$ ) is accordingly degraded due NBTI and PBTI. Figure 6.8(a) shows the separate and combined impact of NBTI/PBTI on propagation delay ( $T_{PLH}/T_{PHL}$ ) of FO4 load inverter with a size ratio of 1:1 (pull-up: pull-down) wires. The  $T_{PHL}$  show the higher degradation due to PBTI (~30 %) compared to  $T_{PLH}$  caused by NBTI (~24 %). However, the impact of BTI (NBTI+PBTI) on propagation delay is the average delay degradation due to BTI. Moreover, it is observed that the initial delay degradation (1<sup>st</sup> year) is high, which is attributed to the larger  $V_T$  degradation due to large interface traps generation and high electron trapping in gate oxide during stress time as seen in Figure 5.10 (chapter 5). Further, it saturates for longer period of time (10 years). Figure 6.8(b) shows the comparison of inverter delay degradation due to NBTI/PBTI between 10 nm SiNW and planar MOSFET [148]. The NW based inverter show higher PBTI delay degradation compared NBTI. The higher impact of PBTI is due to more stress induced defects formation and electron tunneling in the gate oxide. Overall, the impact of NBTI/PBTI is higher on NW inverter delay compared to planar FET due to high oxide field and larger  $V_T$  degradation.



**Figure 6.8 (a) Shows the effect of NBTI/PBTI on inverter delay degradation, (b) Comparison of delay between SiNW FET and planar MOSFET based inverter.**



**Figure 6.9 (a-b) Shows the effect of NBTI/PBTI on delay degradation of NAND/ NOR and comparison between SiNW FET and planar MOSFET.**

Figure 6.9 (a-b) shows the higher impact of NBTI/PBTI on the delay degradation of SiNW FET based NAND/NOR gates compared to reported planar MOSFET [148]. The higher delay degradation in NW as discussed above is due to high oxide field, more stress induced oxide and interface traps. Further, we find that the BTI degradation is strongly circuit topology dependent. For NAND (NOR) gate shown in Figure 6.9 (a-b), the PBTI (NBTI) degradation is more significant due to the transistors connected in series i.e. in a stack. The pull down and pull up transistor of NAND/NOR gate are connected in series. Therefore, the threshold voltage degradation in series transistors takes more time to charge and discharge the output node capacitance, and hence increase the delay with time.

### 6.3.2 Impact of BTI on ISCAS 85 C17 Circuit

The ISCAS 85 C17 benchmarked circuit as shown in Figure 6.10 (a) is used to investigate the impact of BTI on a delay of each gate. We demonstrate the effect of BTI on each NAND gate delay from G0-G5 of the C17 circuit for the 10 year lifetime as shown in Figure 6.10 (b). The NAND gate G0 shows the least degradation ~7 %, whereas G3 shows the highest degradation of ~ 37 %. G0 and G2 are the primary gates, while G0 is followed by G1 and suffers 7.15 % delay. On the other hand, G2 is succeeded by G3, and G1, which increases its delay to 29.13 % approximately ~4X more than the G0. We find that the BTI induced delay of the gate depends on the degradation of succeeding gates. Moreover, the delay of a gate is also influenced by the degradation of the preceding gates in the circuit. The preceding gates of G1 (i. e. G0, G3) are less degraded and results in only 27.27 % delay increment for G1 gate. However, the gate preceding G5 (i.e. G3&G4) have higher delay increment, as a result, G5 approaches 30.6 % degradation. It is concluded that the difference in the gate delays is due to the different levels of degradation in the succeeding and preceding gates.





Figure 6.10 (a) schematic of ISCAS85 C17 benchmark circuit, (b) propagation delay of each gate in benchmarked circuit.

### 6.3.3 Impact of BTI on the Read Stability of SRAM Cell

Figure 6.11(a) shows the schematic of SRAM cell in C\_111 configuration indicating NBTI/PBTI affected transistors. When the data is stored in the SRAM cell (assume 0 at Q and 1 at QB node during read/write operation), one of the nSiNW FET (NW2) and pSiNW FET (NW3) transistor are always under the positive and negative stress, respectively. We separately analyzed the effect of NBTI on NW3, and PBTI on NW2 and then combined effect of BTI (NBTI+PBTI) on SRAM cell. Figure 6.11(b) shows the traditional SRAM cell butterfly curve formed using two internal node voltages (Q and QB) before and after stress [149]. Moreover, PBTI in NW2 causes an increase in the  $V_{read}$  voltage at V(Q) node, which may cause cell to flip causing read failure. First of all, the impact of PBTI is considered in PD nSiNW FET (NW2) to

investigate the RNM stability. The PBTI in NW2 causes a reduction in the threshold voltage with time due to which the lower envelope of VTC curve formed by NW1 and NW2 shifts toward right causing a reduction in RNM as shown in Figure 6.11(b). Moreover, with PBTI in NW2 causing an increase in the  $V_{read}$  voltage at  $V(Q)$  node which may cause cell to flip and read failure.




**Figure 6.11** (a) shows the schematic of SiNW FET 6T SRAM cell in C\_111 configuration with NBTI/PBTI affected transistor, (b) read butterfly curve.

Figure 6.12(a) shows the impact of PBTI on the RNM of SRAM cell in different design configurations such as C\_111, C\_112, and C\_123. The C\_111 shows a higher degradation ~25 % compared to C\_123 (~20 %) and C\_112 (~15 %) configuration for a 10 year lifetime. This lower degradation in C\_112 and C\_123 configuration is due to the increase in the number of wires in PD (NW2,4) transistor with respect to ACC (NW5,6) transistor. Due to which, there is larger reduction in the  $V_{read}$  voltage compared to the trip point of the inverter formed by NW3,4. Therefore, C\_111 has higher chances of failure due to PBTI compared to C\_112 and C\_123.

Figure 6.12 (b) shows the impact of BTI on the RNM of SRAM cell in different design configurations. The NBTI in PU (NW3) reduces the trip voltage of inverter formed by NW3,4 and PBTI in PD increases the read voltage ( $V_{read}$ ) at Q storage node. Therefore, the overall combined impact will degrade the RNM of SRAM cell. The C\_111 configuration shows a higher degradation of ~30 % due to BTI compared to C\_112 (~15 %) and C\_123 (~22 %) for a 10 year lifetime. We see that the NW based SRAM cell read stability is strongly configuration dependent. With an appropriate design configuration, we can reduce the impact of BTI on


RNM degradation. We find that C\_112 is the better configuration with a higher RNM value and reliability tolerant.



**Figure 6.12** (a) Effect of PBTI on PD (NW2) transistor, (b) Combined impact of NBTI and PBTI on PU (NW3) and PD (NW2) transistor on read stability.

### 6.3.4 Effect of BTI on the Word Trip Voltage of SRAM Cell

Word trip voltage (WTV) quantifies the write stability of SRAM cell [128]. In the WTV method, the node voltage (here,  $V_{QB}$ ) is monitored, while the word line voltage ( $V_{WL}$ ) is swept from zero to  $V_{DD}$ . It is defined as the voltage difference between power supply ( $V_{DD}$ ) and  $V_{WL}$  when voltage of  $V(QB)$  storage node flips. Moreover, the write noise margin of the SRAM cell depends upon the strength of ACC (NW6) and PU (NW3) transistors. However, PBTI in PD (NW2) transistor causes the lower drive, as a result the  $V(Q)$  node voltage increases and become more than the trip voltage of inverter form by NW3/NW4 transistors. Hence, it is easy to flip the storage node data. The configuration C\_111 exhibits the higher improvement upto ~3.5 % in the WTV compared to C\_112 (~2.8 %) and C\_123 (~2 %) configuration as shown in Figure 6.13(a). In C\_111 configuration, due to PBTI in PD (NW2), the storage node voltage  $V(Q)$  increase, thus it is easy to flip the states during a write operation. Whereas, in C\_112 and C\_123 configurations the storage node voltage ( $V(Q)$ ) decreases due to increase in the number of wires in PD transistor and become more dominant than PBTI effect. Therefore, it is difficult to flip the state of a storage node. So as seen in Figure 6. 13(a) C\_112 and C\_123 exhibits average and lower improvement respectively.



**Figure 6.13 (a) The effect of PBTI on the WTV, (b) Effect of BTI (NBTI+PBTI) on the WTV in various SRAM cell configurations.**

Figure 6.13(b) shows the improvement in WTV due to the impact of NBTI on PU (NW3) transistor in different cell design configurations. Since, NBTI degrades the driving capability of p-SiNW FETs, NW3, resulting in a less effort (easy to pull down of QB node below the trip point of the inverter formed by NW1,2 transistor) to write the data at V(Q) or V(QB) node. The C\_111 configuration shows the higher improvement of ~5 % and C\_112 & C\_123 exhibits medium (~4 %) and lower (~3.5 %) respectively for a 10 year lifetime. The lower improvement in C\_112 and C\_123 configuration is due to decrease in V (Q) node voltage because of an increase in the number of wires in PD (NW2). Further, the effect of BTI on WTV is examined, it is found that the combined effect of NBTI and PBTI resulting in the improvement in the range of ~5-8 % for different SRAM cell design configurations. From the above analysis, it is concluded that the BTI reliability improves the write noise margin and C\_112 configuration has better reliability tolerance for read/write operation.

Table 6.1 shows the comparison of the impact of NBTI, PBTI and BTI on RNM of SRAM cell for different technologies: 14 nm FinFET [150], 22 nm planar MOSFET [150] and 10 nm SiNW FET at a nominal supply voltage of 0.9 V for 3 years. We find that the FinFET, planar MOSFET and NW FET (C\_111) based SRAM cells RNM degrades due to NBTI to nearly same (~6 %) extent. However, NW FET RNM degradation can reduce ~2 %, depending upon the appropriate design configuration such as C\_112 and C\_123 (as shown in Table 6.1).

In case of PBTI, FinFET based SRAM cell RNM degrades upto 10 % and planar MOSFET has a negligibly small impact. However, NW FET RNM degrades in the range of 14.0% to 20.0%, depending upon the cell design configurations (C\_111, C\_112, and C\_123). Higher degradation


in NW Cell can be attributed to larger  $V_T$  degradation due to more electron trapping and formation of new oxide traps in cylindrical structure. Further, the impact of BTI on RNM is compared, in which FinFET and planar degraded by 14.8 % and 6.5 %. Whereas, NW FET SRAM cell RNM degradation due to BTI is the range of 15 % to 25 %. It is concluded from the TABLE 6.1 that NW SRAM cell RNM can be mitigated by choosing an appropriate design configuration. Finally, C\_112 is the best configuration in the term of RNM degradation due to BTI and it is comparable to FinFET degradation data.

**Table 6.1 Read Noise Margin (Supply Voltage 0.9V)**

	Fin FET [150]		MOSFET [150]		SiNW FET (This work)		
	Initial	Degradation	Initial	Degradation	Initial	Degradation	Degradation
	(mV)	(%)	(mV)	(%)	(C_111,C_112, C_123)	(mV)	(%)
<b>NBTI</b>	<b>0.143</b>	<b>0.135 (5.98)</b>	<b>0.172</b>	<b>0.162 (5.99)</b>	<b>(0.145, 0.205, 0.155)</b>	<b>( 0.137, 0.200, 0.151 )</b>	<b>(4.82, 2.4, 2.4)</b>
<b>PBTI</b>	<b>0.143</b>	<b>0.126 (10.1)</b>	<b>0.173</b>	<b>0.173 (0.112)</b>	<b>(0.145, 0.205, 0.155)</b>	<b>(0.115, 0.176, 0.125)</b>	<b>(20.0, 14.0, 19.0)</b>
<b>BTI</b>	<b>0.143</b>	<b>0.121 (14.8)</b>	<b>0.174</b>	<b>0.162 (6.50)</b>	<b>(0.145, 0.205, 0.155)</b>	<b>(0.108, 0.174, 0.123)</b>	<b>(25.0, 15.0, 20.0)</b>

#### 6.4 Impact of Time Zero Variability and BTI Reliability

In this section, we investigate the impact of geometrical variability (channel length ( $L_g$ ), oxide thickness ( $t_{ox}$ ) and radius( $R$ )), which is superimposed on BTI for finding combined effect on core logic gate delay (INVERTER, NAND, and NOR) and SRAM cell performance. However, due to the lack of the NW experimental BTI variability characterization, which requires large number of devices we have used model based variability as a substitute. It has been experimentally demonstrated by the different research groups that the BTI variability mainly causes a shift in the mean values of the device/circuits threshold voltage, while the standard deviation ( $\sigma$ ) does not vary significantly with stress time [151]–[153] and is dominated by the  $\sigma$  of time zero variability. PieterWeckx et al. [154] have also demonstrated that the total variance after BTI stress can be approximated as a sum of the time zero variance and the average  $V_T$  shift due to NBTI. For geometrical variability, we assume that the device parameters vary by  $\pm 15\%$  in 1000 Monte Carlo (MC) simulation within  $3\sigma$  value ( $\sigma$  is the standard deviation).



**Figure 6.14** (a)  $V_T$  deviation ( $\sigma V_T$ ) due to NW geometry variation (R, L and  $t_{ox}$ ), (b) Impact of geometrical variation and comparison with FinFET on the  $I_{ON}$ .

Figure 6.14 (a) shows the impact of geometrical variation on the threshold voltage deviation ( $\sigma V_T$ ) and ON current of the device. We see that the  $V_T$  variation shows a strong dependence on the radius of SiNW FET compared to the channel length and oxide thickness. Further, the sensitivity of  $I_{ON}$  due to geometrical variation is compared between SiNW FET and FinFET[155] in Figure 6.14 (b). It is found that the variation of  $L_g$  and  $t_{ox}$  for NW and FinFET causes nearly the same shift in the  $I_{ON}$ . Whereas  $I_{ON}$  is quite sensitive to the diameter of NW variability compared to FinFET body thickness ( $t_{si}$ ).

It is reported by Intel [156], IMEC [157]–[159] and Global Foundries [153], that, as CMOS scaling continues into the deca-nanometer range, the degradation is defectscentric, and induces time dependent variability. It is also reported that the impact of BTI variability  $\sigma \Delta V_T$  in the NW is relatively lower compared to planar and FinFETs devices. In order to quantify the combined impact of BTI degradation ( $V_T$  shift), time zero variability and BTI variability on circuits, we use a hybrid approach. We use shift in  $V_T$  due to BTI using our model obtained from experimentally measured data in our study (chapter 5), and the time zero variability as obtained from TCAD and experimentally calibrated accurate Verilog-A model. However given a lack of experimental data on BTI variability, we have used data reported in the reports mentioned above IMEC[158], [159]. It is reported that the  $\sigma \Delta V_T$  varies from  $\sim 4$  mV to  $\sim 13$  mV for 50 mV mean  $\Delta V_T$  shift due to the NW BTI variability corresponding to the 10 mV to  $\sim 25$  mV  $\sigma V_{T0}$  value for time zero variability [158], [159]. The BTI model in our study predicts a  $\sim 50$  mV  $\Delta V_T$  shift in 3 years and  $\sim 35$ – $40$  mV shift in 1 year for 10 nm node. Therefore, in order to estimate the impact of BTI variability, we use the literature data on NW. We have considered



~6mV ( $\Delta V_{T\text{shift}} 35\text{mV}$ ) and ~10mV ( $\Delta V_{T\text{shift}} 50\text{mV}$ )  $\sigma\Delta V_T$  values for 1 and 3 year, respectively, due to BTI variability (corresponding to ~16mV  $\sigma V_{T0}$  as shown in Figure 6.14 (a)) in NW circuit simulation. Furthermore, we have taken time zero variability  $\sigma V_{T0}$  value from our TCAD calibrated compact model which is ~16 mV, this value is also consistent with the reported data [158], [159]. The total standard deviation due to the combined impact of time zero and BTI variability can be statistically expressed as [76]


$$\sigma V_{\text{Total}} = \sqrt{(\sigma V_{T0})^2 + (\sigma\Delta V_T)^2} \quad (6.1)$$

where  $\sigma V_{T0}$  is the threshold voltage deviation in the fresh devices, and  $\sigma\Delta V_T$ , is the additional shift in the threshold voltage induced by the BTI degradation.

Using the above approach, we have done the NW circuit level simulation under the combined impact of time zero and BTI variability. Figure 6.15 (a) shows the inverter delay normality curve under the influence of time zero and BTI variability for 1 and 3 years. The BTI variability causes the inverter delay normality curve to shift to higher value with change in the mean delay by ~0.4ps caused by BTI, and about ~0.2ps shift in the  $\sigma$  delay value due to BTI variability for a 3 year lifetime. Moreover, due to BTI variability, the lower and upper tails of the inverter delay normality curve are seen to deviate from the mean. Further, the impact of BTI variability on  $\sigma$  delay can be minimized by increasing the number of wires in pull up and pull down of the inverter.

Figure 6.15 (b-c) shows the impact of BTI and time zero variability on the NAND and NOR gates after 1 and 3 years. It is seen that NAND and NOR gates show higher initial shift in the mean delay of ~0.8ps due to BTI, and change in  $\sigma$  delay value of ~0.12ps due to BTI variability for 3 years of lifetime. The higher initial shift in the mean delay degradation in NAND/NOR circuit is attributed to the presence of stack (series connected) transistors. The stack transistors consist of the nSiNW FET in the pull down transistor of NAND, and sinew FET in pull up transistor of NOR gate. The series connected transistors (NAND/NOR) have higher degradation due to an increase in the series resistance and hence leads to higher shift in the delay mean value due to BTI for 3 years. Whereas, the inverter shows a lower delay meanvalue shift compared to NAND/NOR due to single wire in pull up and pull down transistor which induces lower degradation. Furthermore, the inverter shows the higher  $\sigma$  delay value shift after stress due to BTI variability compared to NAND and NOR gate. The lower impact on  $\sigma$  delay value due to BTI variability on the NAND and NOR gates can be explained by the plegrom's law of scaling ( $\sigma=1/\text{sqrt}(W \times L)$ ) in which variability is dependent upon the area of the circuit or

the number of transistors in the circuit. The NAND/NOR gates have larger area due to four transistors compared to two in inverter explaining lower  $\sigma$  delay shift compare to the inverter circuit. Figure 6.15 also shows the high initial shift in the delay distribution due to BTI for the first year and saturates for longer time. These delay distributions follow the same saturation behavior as seen in  $V_T$  degradation due to BTI (as discussed in Figure 5.10, chapter 5). Finally, BTI variability also causes the extremes of the normality curve to deviate from their delay mean values, which is also consistent with the reported data [160].



**Figure 6.15 (a-c) shows the normality curve for INVERTER, NAND, and NOR delay under time zero variability and BTI reliability.**

Figure 6.16 (a-c) shows the time zero ( $t=0s$ ) and BTI variability on the read noise margin (RNM) of the SRAM cell in different cell design configurations C\_111, C\_112, and C\_123. Under the influence of BTI, the mean RNM value for C\_111, C\_112, and C\_123 configurations degrades, and shifts towards the lower value by  $\sim 28\%$  for the 3 year lifetime as shown in Figure 6.16 (a-c). Whereas,  $\sigma$  RNM shift due to BTI variability is configuration

dependent in which C\_112 and C\_123 shift by 8-10 %, and C\_111 has an insignificant impact due to BTI variability. We observe that the BTI variability in RNM for C\_111 configuration is lower compared to the C\_112 and C\_123 configurations. The RNM stability of SRAM cell is dependent upon the cell (current drive) ratio (PD/ACC), in which higher the cell ratio better us the stability. Moreover, the better cell ratio can be achieved by increasing the PD transistor strength relative to ACC transistor. In the SRAM cell ACC transistor is not affected due to BTI variability (as it is on for a very small period of time), whereas PD transistor is degraded due to BTI. Therefore, as we increase the number of wires in PD such as 2 and 3 wires (C\_112 and C\_123 configuration in Figure 6.16(a-c)), the overall impact of BTI variability on PD is higher relative to ACC due to reduced current drive, which increases the  $\sigma$  RNM of SRAM cell after 1 and 3 year lifetime.




Figure 6.16 (a-c) RNM distribution under time zero and BTI variability, (d) shows the RNM variability ( $\sigma/\mu$ ) in different cell configurations.

In addition, due to BTI variability, the extremes of normality curves (e.g. C\_111 configuration) deviate from the RNM mean value as shown in Figure 6.16. These end tails deviations are attributed to BTI variability and can be mitigated using an appropriate cell design configuration such as C\_112, and C\_123 as shown in Figure 6.16 (b-c). The normality curves clearly show that the initial shift (for 1 year) is very high and saturates for 3 years. These RNM distributions follow the same behavior as  $V_T$  degradation due to BTI (as discussed in Figure 5.10, chapter 5). The behavior of NW SRAM cell under the influence of time zero variability and BTI reliability is consistent with the FinFET based SRAM cell data and it is reported in [161]. Figure 6.16 (d) shows the RNM variability ( $\sigma/\mu$ ) under the influence of geometrical variation and BTI reliability in different SRAM design configurations. The C\_111 configuration shows high variability (~25 % for 7 year of life time) due to low mean and high standard deviation. Whereas, C\_112 and C\_123 configurations possess lower variability (~13 % and ~20 %) due to higher  $\mu_{\text{RNM}}$  and lower  $\sigma_{\text{RNM}}$  value. We see that the RNM is strongly configuration dependent, indicating it is possible to achieve better RNM stability with lower variability and reliability in an optimized design. Finally, it is concluded that out of all the SRAM cell design configurations, C\_112 is the better configuration with high RNM mean value and less end tail deviation due to BTI variability.

## 6.5 Summary

This chapter can be summarized as:

1. We find that the logic gates show higher initial delay degradation and later on saturates. This is attributed mainly due to a higher initial  $V_T$  shift, which saturates for a longer stress time.
2. It is observed that the impact of BTI on logic gates is configuration dependent in which series connected transistor is degraded more such as in NAND gate (pull down transistor) and NOR (pull up transistor).
3. With these basic gates, the ISCAS85 C17 benchmarked circuit is analyzed for BTI reliability.
4. We study the impact of BTI on the read/write stability of SRAM cell in different cell configurations, and find that the read stability degrades and write stability improves with time. Further, the impact of time zero variability and BTI reliability of logic gates delay and SRAM cell READ stability is studied. It is found that the mean and sigma value of delay ( $\mu_{\text{delay}}, \sigma_{\text{delay}}$ ) and RNM ( $\mu_{\text{RNM}}, \sigma_{\text{RNM}}$ ) is degraded by stress time.
5. Furthermore, we presented that with an appropriate SRAM cell design configuration,

the impact of time zero variability and BTI can be mitigated. From this study it is concluded that SRAM cell with C\_112 NW FET is best design configuration, having higher read/write reliability and variability tolerance.

6. This study highlights that a circuit designer should consider these effects for a reliable circuit implementation. Overall, the compact model incorporating reliability presented here provides an excellent framework and with high potential to design reliable digital/analog nanowire CMOS circuits.





## 7 CHAPTER

### Conclusion & Future Scope

---

In this chapter, we consolidate the major conclusions of this thesis work carried out on silicon nanowire compact modeling, circuit design, and reliability. Moreover, we present future directions that can be undertaken employing silicon nanowire devices.

#### 7.1 Conclusion

In this thesis, the silicon nanowire FET (SiNW FET) based Verilog-A compact model has been developed for NW circuit design and analysis. Further, the compact model is integrated with the Bias Temperature Instability (BTI) reliability model. Its impact on digital circuit performance is comprehensively studied, and major results are concluded in this section.

In the first part of the work, an accurate unified physics based Verilog-A compact model for lateral SiNW FET has been developed by considering all the advanced nanoscale effects. The compact model is well integrated with TCAD calibrated scalable parasitic resistance and capacitance models which are highly dominating at the nanoscale regime. The model accurately predicted device characteristics obtained from TCAD as well as reported experimental devices. The developed compact model is very fast in circuit simulation compared to TCAD simulations without degrading the accuracy. Using this model, simulation and design of NW based CMOS logic circuits such as AND, OR, NAND, and SRAM cell etc. can be easily designed. This circumvents the need for performing lengthy, complex and time consuming TCAD based simulation.

In the second part of the work, the calibrated Verilog-A compact model has been employed to design the energy efficient core logic gates and the SiNW FET based 6T SRAM cell performance are investigated. The core logic gates such as INVERTER, NAND, NOR, Buffer, XOR and XNOR for a wide range of input slew and fan output load are analyzed for performance analysis. We found that the Si NW CMOS based core logic gates have better performance in the term of power dissipation (~3-4X), energy-delay (~2-3X), and power delay product (~3X) compared to corresponding FinFET based designs. This comparison showcase the benefits of Si NW CMOS logic design for power and energy efficient application.

The read, write noise margin and access time of SiNW based SRAM cells using the multiwire sizing technique are investigated by considering various design configurations such as C\_111, C\_112, C\_113, C\_124, C\_123, and C\_233 (C\_111 denotes the number of wires in pull up, access and pull down transistor respectively). We found that with increasing the number of wires in PD transistor while keeping the number of wires in ACC transistor constant which is 1, the RNM value is increased from ~145mV in C\_111 to 220mV in C\_113 configurations. On the other hand, the RNM value decreases with an increase in the number of wires in ACC transistor relative to PD transistors. Out of all configurations, C\_112 and C\_113 are found to be the best configuration for higher RNM value. Further, we have investigated the various configurations to get high WNM by varying the wires of access transistors. The WNM in C\_111, C\_112 configurations are 355mV, 320mV and decreases in C\_113 configuration to 280 mV, with increases wires in PD transistor. However, WNM increases with increasing the number of wires in access transistor compared to pull up transistor from C\_123 (330mV) to C\_233 (355mV) configurations. Hence, it is concluded that C\_111, C\_112 and, C\_233 are the best configurations for better WNM stability.

The dynamic analysis, such as read access time (RAT) and write access time (WAT) are analyzed. The RAT decreases with increasing the drive strength of ACC and PD transistor which help to quick charge and discharge the storage node. The configuration C\_111 has a highest access time 23.84ps and decreases with an increase in the number of wires (in ACC and PD) as C\_112 (20.11ps), C\_123 (10.94ps), C\_233 (8.37ps) at the cost of larger area. It is concluded that the RAT is better for a design considering wires in PD  $\geq$  ACC  $\geq$  PU and PD/ACC  $\geq$  1. Finally, the SRAM cell designed for lower WAT and it is found that WAT mainly depends upon the number of wires in ACC transistor compare to PU transistor. It is shown that the smaller area SRAM cell design C\_111 and C\_112 are the best configurations with low WAT. Although C\_233 shows better WAT compare to C\_111 but with the penalty of more layout area.

In addition, the impact of device geometry dependent variability on the read and write stability of SRAM stability is investigated. It is also found that the mean ( $\mu$ ) value of noise margin is strongly cell configuration dependent. Hence, it is possible to achieve a better SRAM cell design with a high mean value of noise margin and yield compared to large area design (C\_123). The higher mean value of noise margins gives higher variation tolerance. Therefore, the C\_112 configuration has higher process variation tolerance and less area penalty compared to C\_113 and C\_123.



The bias temperature instability power law model used in our study is a physics-based model. The model parameters explicitly described the BTI physical phenomenon. The stress and recovery bias temperature instability (BTI) threshold voltage ( $V_T$ ) model for Si NW FET is obtained from the experimental NW MOSFETs using a range of stress voltage, time, and temperature. Since the model parameters are extracted from the experiments, therefore it is highly accurate and effective in predicting the device aging and reliability performance of the nanowire circuits. The obtained parameters can be scaled to nanoscale nanowire CMOS. It is found that BTI is more pronounced in SiNW FET compared to FinFET and planar MOSFETs. This is attributed to its cylindrical gate structure resulting in enhanced 2-D hydrogen diffusion and stress induced Si/SiO<sub>2</sub> traps. Further, the recovery model is developed, since the recovery response to stress is an important aspect of NBTI as continuous DC stress is rarely seen in real applications. Thereafter, a model is developed to investigate the long term circuit performance under the influence of BTI reliability. Finally, a comprehensive framework in which NW BTI reliability model is integrated into a Verilog-A compact model for circuit analysis is developed.

In the final chapter, the impact of BTI (NBTI+PBTI) reliability on the NW based basic logic gate and 6T SRAM cell is examined. It is seen that the delay degradation of inverter during the initial phase of a life time (say before 1<sup>st</sup> year) is very high, and increases with duty cycle value. The large degradation during 1<sup>st</sup> year can be attributed to large initial stage  $V_T$  degradation. Further, it is found, that the 25 % duty cycle of inverter exhibits less degradation and quick saturation as compared to 50 % and 75 % duty cycle due to higher recovery effect (due to more off time) and quick saturation (e.g. small oxide area).

We have investigated the impact of NBTI on the static and dynamic stability of the SRAM cell by considering various design configurations. The impact of NBTI on the RNM of SRAM cell is higher in C<sub>111</sub> configuration; whereas only ~ 1 % degradation is observed for C<sub>112</sub>, C<sub>113</sub>, and C<sub>123</sub> configuration. Further, the impact of NBTI on the write stability is studied and found that it improves upto 3.5 % depending upon the SRAM cell configuration. The RAT is not influenced by NBTI, whereas, WAT improves with NBTI due to the weakening of PU p-transistor leading to the faster discharge of a storage node. We found that due to the NBTI WAT improves ~3-7 % depending on the configuration used for SRAM design. We find that out of all configurations (C<sub>111</sub>, C<sub>112</sub>, C<sub>113</sub>, C<sub>123</sub>, and C<sub>122</sub>), C<sub>112</sub> is the best configuration with lower read noise margin, read access time degradation and higher improvement in write noise margin and write access time.

In the further studies, the combined impact of NBTI and PBTI on the core logic gates such as an inverter, NAND, NOR, and 6T SRAM cell is examined. We find that the BTI degradation is strongly circuit topology dependent. For NAND (NOR) gate the PBTI (NBTI) degradation is more significant due to the transistors connected in series, i.e. in a stack. The pull down and pull up transistor of NAND/NOR gate are connected in series. Therefore, the threshold voltage degradation in series transistors takes more time to charge and discharge the output node capacitance and hence increase the delay with time.

The impact of BTI on the RNM of SRAM cell in different design configurations is analyzed. The overall combined impact (NBTI+PBTI) degraded the RNM of SRAM cell. The C\_111 configuration shows a higher degradation of ~30 % due to BTI compared to C\_112 (~15 %) and C\_123 (~22 %) for 10 year lifetime. It is shown that, with an appropriate cell design configuration, the impact of BTI on RNM degradation can be minimized. Further, the effect of BTI on write trip voltage (WTV) is examined, it is found that the combined effect of NBTI and PBTI resulting in the improvement in the range of ~5-8 % for different SRAM cell design configurations. From the above analysis, it is concluded that the BTI reliability improves the write noise margin and C\_112 configuration has better reliability tolerance for read/write operation.

The impact of time zero variability and BTI reliability on logic gates delay and SRAM cell READ stability is studied. The BTI variability causes the inverter delay normality curve to shift to a higher value with change in the mean delay by ~0.4ps caused by BTI and about ~0.2ps shift in the  $\sigma$  delay value due to BTI variability for a 3 years lifetime. The impact of BTI variability on  $\sigma$  delay can be minimized by increasing the number of wires in a pull up and pull down of the inverter. The impact of BTI and time zero variability on the NAND and NOR gates after 1 and 3 years is examined. It is seen that NAND and NOR gates show a higher initial shift in the mean delay with a significant change in the sigma delay due to BTI variability for 3 years of lifetime. The higher initial shift in the mean delay degradation in NAND/NOR circuit is due to the presence of stack (series connected) transistors. Finally, BTI variability also causes the extremes of the normality curve to deviate from their delay mean values which are also consistent with the reported data.

Finally, the time zero ( $t=0s$ ) and BTI variability on the read noise margin (RNM) of the SRAM cell in different cell design configurations are examined. It is found that under the influence of BTI variability, the mean RNM value for C\_111, C\_112, and C\_123 configurations degrades, and shifts towards the lower value by ~28 % for 3 years lifetime. Whereas,  $\sigma$  RNM shift due to BTI variability is configuration dependent in which C\_112 and C\_123 shift by 8-10 %, and

C<sub>111</sub> has an insignificant impact due to BTI variability. From the normality curve, it is clearly seen that the initial shift (for 1 year) is very high and saturates for 3 years. These RNM distributions follow the same behavior as  $V_T$  degradation due to BTI. Furthermore, we investigated that with appropriate SRAM cell design configuration, the impact of time zero variability and BTI can be mitigated. From this study, it is concluded that SRAM cell with C<sub>112</sub> NW FET is a better design configuration, having higher read/write reliability and variability tolerance. This study highlights that a circuit designer must consider these effects for reliable circuit implementation. Overall, the SiNW FET compact model incorporating reliability presented in this work provides an excellent framework to design reliable digital/analog nanowire CMOS circuits.

## 7.2 Future Scope

In this section, we concisely present future work that can be carried out based on this thesis.

1. In aggressively scaled geometries with highly confined topologies, the self-heating effect has become a major concern regarding run-time performance and long-term reliability. Therefore, the predictive model on the basis of device performance and reliability due to the self-heating effect is required. Further, the self-heating effect model can be integrated into NW Verilog-A compact model to analyze its impact on circuits.
2. For low power application, SiNW CMOS logic circuit and SRAM cell can be carried out in the subthreshold logic.
3. The logarithmic trapping and de-trapping threshold voltage model for bias temperature instability can be developed, which is highly accurate for high-k dielectric based SiNW FET devices. This model can be integrated in the compact model to analyze the impact of BTI variability on NW based circuits.
4. A detailed analysis of SiNW FET can be carried out with various analog circuits such as a current mirror, differential amplifiers, and other analog circuit blocks.



## BIBLIOGRAPHY

---

- [1] ” <http://semiconductorexpert.blogspot.in>, 2013.
- [2] C. W. Liu, S. Maikap, and C. Y. Yu, “Mobility-enhancement technologies,” *IEEE Circuits and Devices Magazine*, vol. 21, no. 3. pp. 21–36, 2005.
- [3] M. V. Fischetti, “Scaling MOSFETs to the Limit: A Physicists’s Perspective,” *J. Comput. Electron.*, vol. 2, no. 2–4, pp. 73–79, 2003.
- [4] H.-S. P. Wong, D. J. Frank, and P. M. Solomon, “Device design considerations for double-gate, ground-plane, and single-gated ultra-thin SOI MOSFET’s at the 25 nm channel length generation,” *Int. Electron Devices Meet. 1998. Tech. Dig. (Cat. No.98CH36217)*, pp. 407–410, 1998.
- [5] P. Rakesh Kumar and S. Mahapatra, “Analytical modeling of quantum threshold voltage for triple gate MOSFET,” *Solid. State. Electron.*, vol. 54, no. 12, pp. 1586–1591, 2010.
- [6] N. Sharan and S. Mahapatra, “Continuity equation based nonquasi-static charge model for independent double gate MOSFET,” *J. Comput. Electron.*, vol. 13, no. 2, pp. 353–359, 2014.
- [7] N. Sharan and S. Mahapatra, “Small signal nonquasi-static model for common double-gate MOSFETs adapted to gate oxide thickness asymmetry,” *Proc. IEEE Int. Conf. VLSI Des.*, vol. 60, no. 7, pp. 405–410, 2014.
- [8] Z. Zhu, X. Zhou, K. Chandrasekaran, S. C. Rustagi, and G. H. See, “Explicit compact surface-potential and drain-current models for generic asymmetric double-gate metal-oxide-semiconductor field-effect transistors,” *Japanese J. Appl. Physics, Part 1 Regul. Pap. Short Notes Rev. Pap.*, vol. 46, no. 4 B, pp. 2067–2072, 2007.
- [9] N. Singh, A. Agarwal, L. K. Bera, T. Y. Liow, R. Yang, S. C. Rustagi, C. H. Tung, R. Kumar, G. Q. Lo, N. Balasubramanian, and D. L. Kwong, “High-performance fully depleted silicon nanowire (diameter  $\leq 5$  nm) gate-all-around CMOS devices,” *IEEE Electron Device Lett.*, vol. 27, no. 5, pp. 383–386, 2006.
- [10] M. Kumar, S. Dubey, P. K. Tiwari, and S. Jit, “An analytical model of threshold voltage for short-channel double-material-gate (DMG) strained-Si (s-Si) on Silicon-Germanium-on-Insulator (SGOI) MOSFETs,” *J. Comput. Electron.*, vol. 12, no. 1, pp. 20–28, 2013.

- [11] A. Dey, A. Chakravorty, N. DasGupta, and A. DasGupta, "Analytical model of subthreshold current and slope for asymmetric 4-T and 3-T double-gate MOSFETs," *IEEE Trans. Electron Devices*, vol. 55, no. 12, pp. 3442–3449, 2008.
- [12] Y. Cui, Z. Zhong, D. Wang, W. U. Wang, and C. M. Lieber, "High Performance Silicon Nanowire Field Effect Transistors," *Nano Lett.*, vol. 3, no. 2, pp. 149–152, Feb. 2003.
- [13] A. Prakash, S. Maikap, S. Z. Rahaman, S. Majumdar, and S. Manna, "Resistive switching memory characteristics of Ge / GeO<sub>x</sub> nanowires and evidence of oxygen ion migration," *Nanoscale Research Letter*, pp. 1–10, 2013.
- [14] M. L. M. Li, K. H. Y. K. H. Yeo, S. D. S. S. D. Suk, Y. Y. Y. Y. Y. Yeoh, D.-W. K. D.-W. Kim, T. Y. C. T. Y. Chung, K. S. O. K. S. Oh, and W.-S. L. W.-S. Lee, "Sub-10 nm gate-all-around CMOS nanowire transistors on bulk Si substrate," *2009 Symp. VLSI Technol.*, pp. 2008–2009, 2009.
- [15] K. Singh, S. Kumar, E. Goel, B. Singh, P. K. Singh, K. Baral, H. Kumar, and S. Jit, "Effects of source/drain elevation and side spacer dielectric on drivability performance of non-abrupt ultra shallow junction gate underlap GAA MOSFETs," *Indian J. Phys.*, vol. 92, no. 2, pp. 171–176, 2018.
- [16] E. Gnani, S. Reggiani, M. Rudan, and G. Bacarani, "Design Considerations and Comparative Investigation of Ultra-Thin SOI, Double-Gate and Cylindrical Nanowire FETs," in *2006 European Solid-State Device Research Conference*, 2006, pp. 371–374.
- [17] R. Kim and M. S. Lundstrom, "Characteristic features of 1-D ballistic transport in nanowire MOSFETs," *IEEE Trans. Nanotechnol.*, vol. 7, no. 6, pp. 787–794, 2008.
- [18] R. Wang, H. Liu, R. Huang, J. Zhuge, L. Zhang, D. W. Kim, X. Zhang, D. Park, and Y. Wang, "Experimental investigations on carrier transport in Si nanowire transistors: Ballistic efficiency and apparent mobility," *IEEE Trans. Electron Devices*, vol. 55, no. 11, pp. 2960–2967, 2008.
- [19] B. C. Paul, S. Fujita, M. Okajima, T. H. Lee, H. S. P. Wong, and Y. Nishi, "Impact of a process variation on nanowire and nanotube device performance," *IEEE Trans. Electron Devices*, vol. 54, no. 9, pp. 2369–2376, 2007.
- [20] G. Kaushal, H. Jeong, S. Maheshwaram, S. K. Manhas, S. Dasgupta, and S. O. Jung, "Low power SRAM design for 14nm GAA Si-nanowire technology," *Microelectronics J.*, vol. 46, no. 12, pp. 1239–1247, 2015.

- [21] D. Yakimets, T. H. Bao, M. G. Bardon, M. Dehan, N. Collaert, A. Mercha, Z. Tokei, A. Thean, D. Verkest, and K. De Meyer, "Lateral versus vertical gate-all-around FETs for beyond 7nm technologies," in *Device Research Conference - Conference Digest, DRC*, 2014, pp. 133–134.
- [22] S. Bangsaruntip, G. M. Cohen, a. Majumdar, Y. Zhang, S. U. Engelmann, N. C. M. Fuller, L. M. Gignac, S. Mittal, J. S. Newbury, M. Guillorn, T. Barwicz, L. Sekaric, M. M. Frank, and J. W. Sleight, "High performance and highly uniform gate-all-around silicon nanowire MOSFETs with wire size dependent scaling," *Tech. Dig. - Int. Electron Devices Meet. IEDM*, pp. 297–300, 2009.
- [23] S. D. Suk, S.-Y. Lee, S.-M. Kim, E.-J. Yoon, M.-S. Kim, M. Li, C. W. Oh, K. H. Yeo, S. H. Kim, D.-S. Shin, K.-H. Lee, H. S. Park, J. N. Han, C. J. Park, J.-B. Park, D.-W. Kim, D. Park, B.-I. Ryu, "High performance 5 nm radius twin silicon nanowire MOSFET (TSNWFET): Fabrication on bulk Si wafer characteristics and reliability", *IEDM Tech. Dig.*, pp. 717-720, 2005-Dec.
- [24] S. Bangsaruntip, G. M. Cohen, a. Majumdar, Y. Zhang, S. U. Engelmann, N. C. M. Fuller, L. M. Gignac, S. Mittal, J. S. Newbury, M. Guillorn, T. Barwicz, L. Sekaric, M. M. Frank, and J. W. Sleight, "High performance and highly uniform gate-all-around silicon nanowire MOSFETs with wire size dependent scaling," *Tech. Dig. - Int. Electron Devices Meet. IEDM*, pp. 297–300, 2009.
- [25] Y. Jiang, T. Y. Liow, N. Singh, L. H. Tan, G. Q. Lo, D. S. H. Chan, and D. L. Kwong, "Nanowire FETs for Low Power CMOS Applications Featuring Novel Gate-All-Around Single Metal FUSI Gates with Dual  $\phi_m$  and  $v_T$  Tune-ability," in *Technical Digest - International Electron Devices Meeting, IEDM*, 2008.
- [26] M. Dunga, "Ph.D. Dissertation," University of California at Berkeley, 2007.
- [27] D. K. Schroder, "Negative bias temperature instability: What do we understand?," *Microelectron. Reliab.*, vol. 47, no. 6, pp. 841–852, Jun. 2007.
- [28] S. Zafar, Y. H. Kim, V. Narayanan, C. Cabral, V. Paruchuri, B. Doris, J. Stathis, A. Callegari, and M. Chudzik, "A Comparative Study of NBTI and PBTI (Charge Trapping) in SiO<sub>2</sub>/HfO<sub>2</sub> Stacks with FUSI, TiN, Re Gates," in *2006 Symposium on VLSI Technology, 2006. Digest of Technical Papers.*, 2006, pp. 23–25.
- [29] H. C. Chin, X. Gong, L. Wang, H. K. Lee, L. Shi, and Y. C. Yeo, "III-V multiple-gate field-effect transistors with high-mobility In 0.7Ga0.3As channel and epi-controlled

- retrograde-doped Fin,” *IEEE Electron Device Lett.*, vol. 32, no. 2, pp. 146–148, 2011.
- [30] R. Huang, R. Wang, C. Liu, L. Zhang, J. Zhuge, Y. Tao, J. Zou, Y. Liu, and Y. Wang, “HCI and NBTI induced degradation in gate-all-around silicon nanowire transistors,” *Microelectron. Reliab.*, vol. 51, no. 9–11, pp. 1515–1520, Sep. 2011.
- [31] Y. Chen, J. Luo, “A comparative study of double-gate and surrounding-gate MOSFETs in strong inversion and accumulation using an analytical model”, *Proc. Int. Conf. Modeling Simulation of Microsystems*, pp. 546-549, 2001.
- [32] Y. Taur, “Analytical solution to a double-gate MOSFET with undoped body,” *IEEE Electron Device Lett.*, vol. 21, no. 5, pp. 245–247, 2000.
- [33] D. Jiménez, B. Iñíguez, S. Member, J. Suñé, L. F. Marsal, J. Pallarès, J. Roig, and D. Flores, “Continuous Analytic I – V Model for Surrounding-Gate MOSFETs,” *IEEE Electron Device Lett.*, vol. 25, no. 8, pp. 571–573, 2004
- [34] D. Jiménez, J. J. Sáenz, B. Iñíguez, S. Member, J. Suñé, L. F. Marsal, and J. Pallarès, “Modeling of Nanoscale Gate-All-Around MOSFETs,” *IEEE Trans. Electron Devices* vol. 25, no. 5, pp. 314–316, 2004.
- [35] B. Iñíguez, S. Member, D. Jiménez, J. Roig, H. A. Hamid, L. F. Marsal, and J. Pallarès, “Explicit Continuous Model for Long-Channel Undoped Surrounding Gate MOSFETs,” *IEEE Trans. Electron Devices*, vol. 52, no. 8, pp. 1868–1873, 2005.
- [36] L. Ge and J. G. Fossum, “Analytical modeling of quantization and volume inversion in thin Si-Film DG MOSFETs,” *IEEE Trans. Electron Devices*, vol. 49, no. 2, pp. 287–294, 2002.
- [37] B. Iñíguez, S. Member, T. A. Fjeldly, A. Lázaro, F. Danneville, and M. J. Deen, “Compact-Modeling Solutions For Nanoscale Double Gate and Gate-All-Around MOSFETs,” *IEEE Trans. Electron Devices*, vol. 53, no. 9, pp. 2128–2142, 2006.
- [38] B. Y. B. Yu, W.-Y. L. W.-Y. Lu, H. L. H. Lu, and Y. T. Y. Taur, “Analytic Charge Model for Surrounding-Gate MOSFETs,” *IEEE Trans. Electron Devices*, vol. 54, no. 3, pp. 492–496, 2007.
- [39] F. Liu, J. He, L. Zhang, J. Zhang, J. Hu, C. Ma, M. Chan, and S. Member, “A Charge-Based Model for Long-Channel Cylindrical Surrounding-Gate MOSFETs From Intrinsic Channel to Heavily Doped Body,” *IEEE Trans. Electron Devices*, vol. 55, no. 8, pp. 2187–2194, 2008.



- [40] J. Yang, J. He, F. Liu, L. Zhang, F. Liu, X. Zhang, and M. Chan, "A Compact Model of Silicon-Based Nanowire MOSFETs for Circuit Simulation and Design," *IEEE Trans. Electron Devices* vol. 55, no. 11, pp. 2898–2906, 2008.
- [41] S. Venugopalan, D. D. Lu, Y. Kawakami, P. M. Lee, A. M. Niknejad, and C. Hu, "BSIM-CG: A compact model of cylindrical/surround gate MOSFET for circuit simulations," *Solid. State. Electron.*, vol. 67, pp. 79–89, 2012.
- [42] D. S. Havaladar, G. Katti, N. DasGupta, and A. DasGupta, "Subthreshold current model of FinFETs based on analytical solution of 3-D Poisson's equation," *IEEE Trans. Electron Devices*, vol. 53, no. 4, pp. 737–742, 2006.
- [43] E. M. Pérez, J. Bautista, R. Aranda, F. J. G. Ruiz, D. B. Rosillo, M. José, I. Pérez, A. Godoy, and F. Gámiz, "An Inversion-Charge Analytical Model for Square Gate-All-Around MOSFETs," *IEEE Trans. Electron Devices*, vol. 58, no. 9, pp. 1–8, 2011.
- [44] X.-S. Jin, X. Liu, K. Hyuck-In, and L. Jong-Ho, "A Continuous Current Model of Accumulation Mode (Junctionless) Cylindrical Surrounding-Gate Nanowire MOSFETs," *Chinese Phys. Lett.*, vol. 30, p. 038502, 2013.
- [45] X. Zhou, G. Zhu, M. K. Srikanth, S. Lin, Z. Chen, J. Zhang, and C. Wei, "A unified compact model for emerging DG FinFETs and GAA nanowire MOSFETs including long/short-channel and thin/thick-body effects," in *ICSICT-2010 - 2010 10th IEEE International Conference on Solid-State and Integrated Circuit Technology, Proceedings*, 2010, pp. 1725–1728.
- [46] X. Zhou, G. Zhu, G. H. See, K. Chandrasekaran, S. Ben Chiah, and K. Y. Lim, "Unification of MOS compact models with the unified regional modeling approach," *J. Comput. Electron.*, vol. 10, no. 1–2, pp. 121–135, 2011.
- [47] E. A. Fitzgerald, D. A. Antoniadis, S. Mosfet, P. Bai, J. Bielefeld, R. Bigwood, J. Brandenburg, M. Buehler, S. Cea, T. Hoffmann, M. Hussein, P. Jacob, A. Jain, C. Jan, S. Joshi, C. Kenyon, J. Klaus, S. Klopčic, J. Luce, Z. Ma, B. McIntyre, K. Mistry, A. Murthy, P. Ngujyen, H. Pearson, T. Sandford, R. Schweinfurth, R. Shaheed, T. Ghani, M. Armstrong, C. Auth, M. Bost, P. Charvat, G. Glass, A. Murthy, J. Sandford, M. Silberstein, S. Sivakumar, P. Smith, O. Moldovan, B. Iñiguez, D. Jiménez, and J. Roig, "for the LNA with the same topology despite of the technology node of Analytical Charge and Capacitance Models of Undoped Cylindrical Surrounding-Gate MOSFETs," *IEEE Trans. Electron Devices*, vol. 54, no. 1, pp. 162–165, 2007.

- [48] B. Yu, W.-Y. Lu, H. Lu, and Y. Taur, "Analytic Charge Model for Surrounding-Gate MOSFETs," *IEEE Trans. Electron Devices*, vol. 54, no. 3, pp. 492–496, 2007.
- [49] J. Zou, Q. Xu, J. Lou, R. Wang, R. Huang, and Y. Wang, "Predictive 3-D modeling of parasitic gate capacitance in gate-all-around cylindrical silicon nanowire MOSFETs," *IEEE Trans. Electron Devices*, vol. 58, pp. 3379–3387, 2011.
- [50] G. Kaushal, S. K. Manhas, S. Maheshwaram, and S. Dasgupta, "Impact of series resistance on Si nanowire MOSFET performance," *J. Comput. Electron.*, vol. 12, pp. 306–315, 2013.
- [51] Y. Miura and Y. Matukura, "Investigation of Silicon-Silicon Dioxide Interface Using MOS Structure," *IOPscience*, vol. 5, no. 2, 1996.
- [52] M. A. Alam, H. Kufluoglu, D. Varghese, and S. Mahapatra, "A comprehensive model for PMOS NBTI degradation: Recent progress," *Microelectron. Reliab.*, vol. 47, no. 6, pp. 853–862, 2007.
- [53] A. Goetzberger and H. E. Nigh, "Surface Charge After Annealing of Al-SiO<sub>2</sub>-Si Structures Under Bias," *Proc. IEEE*, vol. 54, no. 10, p. 1454, 1966.
- [54] S. R. Hofstein, "Stabilization of MOS devices," *Solide-State Electronics*, vol. 10, pp. 657–670, 1967.
- [55] B. E. Deal, M. Sklar, a. S. Grove, and E. H. Snow, "Characteristics of the Surface-State Charge (Q<sub>ss</sub>) of Thermally Oxidized Silicon," *J. Electrochem. Soc.*, vol. 114, no. d, p. 266, 1967.
- [56] H. Küflüoğlu, M. A. Alam, "Theory of Interface-Trap-Induced NBTI Degradation for Reduced Cross Section MOSFETs," *IEEE Trans. Electron Devices*, vol. 53, no. 5, pp. 1120–1130, May. 2006.
- [57] M. a. Alam and S. Mahapatra, "A comprehensive model of PMOS NBTI degradation," *Microelectron. Reliab.*, vol. 45, no. 1, pp. 71–81, Jan. 2005.
- [58] S. Chakravarthi, A. T. Krishnan, V. Reddy, C. F. Machala, and S. Krishnan, "A Comprehensive Framework For Predictive Modeling of Negative Bias Temperature Instability," in *Reliability Physics Symposium Proceedings, 2004. 42nd Annual. 2004 IEEE International*, 2004, pp. 273–282.
- [59] M. a. Alam, H. Kufluoglu, D. Varghese, and S. Mahapatra, "A comprehensive model for PMOS NBTI degradation: Recent progress," *Microelectron. Reliab.*, vol. 47, no. 6, pp.

853–862, Jun. 2007.

- [60] A. T. Krishnan, S. Chakravarthi, P. Nicollian, V. Reddy, and S. Krishnan, “Negative bias temperature instability mechanism: The role of molecular hydrogen,” *Appl. Phys. Lett.*, vol. 88, no. 15, 2006.
- [61] C. Lin, C. Y. M. Lin, and C. J. W. Kenneth, “d,” pp. 704–705, 2005.
- [62] A. E. Islam, H. Kufluoglu, D. Varghese, S. Mahapatra, and M. A. Alam, “Recent issues in negative-bias temperature instability: Initial degradation, field dependence of interface trap generation, hole trapping effects, and relaxation,” *IEEE Trans. Electron Devices*, vol. 54, no. 9, pp. 2143–2154, 2007.
- [63] M. A. Alam, “A critical examination of the mechanics of dynamic NBTI for PMOSFETs”, *Int. Electron Devices Meeting Tech. Dig.*, pp. 345–348, 2003.
- [64] Y. Mitani, “Influence of nitrogen in ultra-thin SiON on negative bias temperature instability under AC stress,” *IEDM Tech. Dig. IEEE Int. Electron Devices Meet. 2004.*, pp. 2–5, 2004.
- [65] V. Reddy, J. Carulli, a Krishnan, W. Bosch, and B. Burgess, “Impact of negative bias temperature instability on product parametric drift,” *2004 Int. Conferce Test*, pp. 148–155, 2004.
- [66] V. Huard, C. R. Parthasarathy, A. Bravaix, T. Hugel, C. Guérin, and E. Vincent, “Design-in-reliability approach for NBTI and hot-carrier degradations in advanced nodes,” *IEEE Trans. Device Mater. Reliab.*, vol. 7, no. 4, pp. 558–570, 2007.
- [67] J. Hicks, D. Bergstrom, M. Hattendorf, “A Comprehensive Framework For Predictive Modeling of Negative Bias Temperature Instability,” in *Reliability Physics Symposium Proceedings, 2004. 42nd Annual. 2004 IEEE International*, 2004, pp. 273–282.
- [68] M. A. Alam, P. B. Kumar, T. R. Daleil, D. Saha, and W. Lafayette, “Mechanism of Negative Bias Temperature Instability in CMOS Devices: Degradation, Recovery and Impact of Nitrogen,” *IEDM*, 2004, pp. 105–108.
- [69] R. Thewes, R. Brederlow, C. Schlunder, P. Wiczorek, A. Hesener, B. Ankele, P. Klein, S. Kessel, and W. Weber, “Device reliability in analog CMOS applications,” in *International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318)*, 1999, pp. 81–84.
- [70] B. Kaczer, T. Grasser, P. J. Roussel, J. Martin-Martinez, R. O’Connor, B. J. O’Sullivan,

and G. Groeseneken, "Ubiquitous relaxation in BTI stressing-new evaluation and insights," in *IEEE International Reliability Physics Symposium Proceedings*, 2008, pp. 20–27.

- [71] T. Grasser, S. Member, B. Kaczer, W. Goes, H. Reisinger, T. Aichinger, P. Hehenberger, P. Wagner, F. Schanovsky, J. Franco, M. T. Luque, and M. Nelhiebel, "The Paradigm Shift in Understanding the Bias Temperature Instability : From Reaction – Diffusion to Switching Oxide Traps," *Trans. Device Mater. Reliab. IEEE*, vol. 58, no. 11, pp. 3652–3666, 2011.
- [72] J. Martin-Martinez, R. Rodriguez, M. Nafria, X. Aymerich, B. Kaczer, and G. Groeseneken, "An equivalent circuit model for the recovery component of BTI," in *ESSDERC 2008 - Proceedings of the 38th European Solid-State Device Research Conference*, 2008, pp. 55–58.
- [73] F.-L. Yang, D.-H. Lee, H.-Y. Chen, C.-Y. Chang, S.-D. Liu, C.-C. Huang, T.-X. Chung, H.-W. Chen, C. C. Wu, and Y.-H. Liu, "5nm-gate nanowire FinFET," *VLSI Technol. 2004 Dig. Tech. Pap. 2004 Symp.*, pp. 196–197, 2004.
- [74] R. Wang, J. Zhuge, C. Liu, R. Huang, D.-W. Kim, D. Park, and Y. Wang, "Experimental study on quasi-ballistic transport in silicon nanowire transistors and the impact of self-heating effects," *2008 IEEE Int. Electron Devices Meet.*, pp. 1–4, Dec. 2008.
- [75] R. Wang, R. Huang, D. W. Kim, Y. He, Z. Wang, G. Jia, D. Park, and Y. Wang, "New observations on the hot carrier and NBTI reliability of silicon nanowire transistors," *Tech. Dig. - Int. Electron Devices Meet. IEDM*, pp. 821–824, 2007.
- [76] C. Liu, T. Yu, R. Wang, S. Member, D. Kim, D. Park, and Y. Wang, "Negative-Bias Temperature Instability in Gate-All-Around Silicon Nanowire MOSFETs: Characteristic Modeling and the Impact on Circuit Aging," *IEEE Trans. Electron Devices*, vol. 57, no. 12, pp. 3442–3450, 2010.
- [77] A. T. Krishnan, V. Reddy, S. Chakravarthi, J. Rodriguez, S. John, and S. Krishnan, "NBTI Impact on Transistor & Circuit : Models , Mechanisms & Scaling Effects," *IEDM*, 2003, no. 972, pp. 349–352.
- [78] B. C. Paul, K. Kang, S. Member, H. Kufluoglu, M. A. Alam, S. Member, and K. Roy, "Impact of NBTI on the Temporal Performance Degradation of Digital Circuits," *IEEE Electron Device Lett.*, vol. 26, no. 8, pp. 560–562, Aug. 2005.
- [79] R. Vattikonda, W. W. W. Wang, and Y. C. Y. Cao, "Modeling and minimization of

- PMOS NBTI effect for robust nanometer design,” *2006 43rd ACM/IEEE Des. Autom. Conf.*, 2006.
- [80] S. V. Kumar, C. H. Kim, and S. S. Sapatnekar, “Impact of NBTI on SRAM read stability and design for reliability,” *Proc. - Int. Symp. Qual. Electron. Des. ISQED*, pp. 210–218, 2006.
- [81] S. V. Kumar, C. H. Kim, and S. S. Sapatnekar, “Impact of NBTI on SRAM read stability and design for reliability,” *Proc. - Int. Symp. Qual. Electron. Des. ISQED*, pp. 210–218, 2006.
- [82] Yangang Wang, “Impact of NBTI on the Performance of 35nm CMOS Digital Circuits”, *International Conference on Solid-State and Integrated-Circuit Technology*, pp. 440-443, Oct. 2008.
- [83] R. Fernández, B. Kaczer, J. Gago, R. Rodriguez, and M. Nafria, “Experimental characterization of NBTI effect on pMOSFET and CMOS inverter,” *Proc. 2009 Spanish Conf. Electron Devices, CDE’09*, vol. 00, no. C, pp. 231–233, 2009.
- [84] H. Singh and H. Mahmoodi, “Analysis of SRAM reliability under combined effect of NBTI, process and temperature variations in nano-scale CMOS,” *2010 5th Int. Conf. Futur. Inf. Technol. Futur. 2010 - Proc.*, pp. 4–7, 2010.
- [85] R. Faraji and H. R. Naji, “Adaptive Technique for Overcoming Performance Degradation Due to Aging on 6T SRAM Cells,” *IEEE trans device mater. Reliab.*, vol. 14, no. 4, pp. 1031–1040, 2014.
- [86] S. K. Gupta, G. Panagopoulos, and K. Roy, “NBTI in n-type SOI access FinFETs in SRAMs and its impact on cell stability and performance,” *IEEE Trans. Electron Devices*, vol. 59, no. 10, pp. 2603–2609, 2012.
- [87] B. Yu, S. Member, L. Wang, Y. Yuan, P. M. Asbeck, and Y. Taur, “Scaling of Nanowire Transistors,” *IEEE Trans. Electron Devices*, vol. 55, no. 11, pp. 2846–2858, 2008.
- [88] B. Yu, W. Lu, H. Lu, and Y. Taur, “Analytic Charge Model for Surrounding-Gate MOSFETs,” *IEEE Trans. Electron Devices* vol. 54, no. 3, pp. 492–496, 2007.
- [89] S. Maheshwaram, S. K. Manhas, G. Kaushal, B. Anand, and N. Singh, “Vertical Silicon Nanowire Gate-All-Around Field Effect Transistor Based Nanoscale CMOS,” *Electron Device Lett. IEEE*, vol. 32, no. 8, pp. 1011–1013, 2011.
- [90] B. Yu, H. Lu, M. Liu, and Y. Taur, “Explicit Continuous Models for Double-Gate and

- Surrounding-Gate MOSFETs,” *IEEE Trans. Electron Devices*, vol. 54, no. 10, pp. 2715–2722, Oct. 2007.
- [91] H. C. Pao and C. T. Sah, “Effects of diffusion current on characteristics of metal-oxide (insulator)-semiconductor transistors,” *Solid State Electron.*, vol. 9, no. 10, pp. 927–937, 1966.
- [92] P. K. Tiwari, V. R. Samoju, T. Sunkara, S. Dubey, and S. Jit, “Analytical modeling of threshold voltage for symmetrical silicon nano-tube field-effect-transistors (Si-NT FETs),” *J. Comput. Electron.*, vol. 15, no. 2, pp. 516–524, 2016.
- [93] G. Masetti, M. Severi, and S. Solmi, “Modeling of carrier mobility against carrier concentration in arsenic-, phosphorus-, and boron-doped silicon,” *IEEE Trans. Electron Devices*, vol. 30, pp. 764–769, 1983.
- [94] Khandelwal, S., Duarte, J. P., Venugopalan, S., Paydavosi, N., Lu, D. D., Lin, C-H., Hu, C. (2014). *BSIM-CMG 108.0.0: Multi-gate MOSFET compact model: technical manual*. Berkeley: BSIM Group UC Berkeley.
- [95] A. K. Bansal, I. Jain, T. B. Hook, and A. Dixit, “Series resistance reduction in stacked nanowire FETs for 7-nm CMOS technology,” *IEEE J. Electron Devices Soc.*, vol. 4, no. 5, pp. 266–272, 2016.
- [96] N. R. Mohapatra, M. P. Desai, S. G. Narendra, and V. R. Rao, “Modeling of parasitic capacitances in deep submicrometer conventional and high-K dielectric MOS transistors,” *IEEE Trans. Electron Devices*, vol. 50, no. 4, pp. 959–966, 2003.
- [97] T. S. A. [https://solvnet.synopsys.com/dow\\_retrieve/tcad/](https://solvnet.synopsys.com/dow_retrieve/tcad/), “No Title.”
- [98] H. Iwai, “Roadmap for 22 nm and beyond (Invited Paper),” *Microelectron. Eng.*, 2009.
- [99] M. N. Darwish, J. L. Lentz, M. R. Pinto, P. M. Zeitzoff, T. J. Krutsick, and H. H. Vuong, “An improved electron and hole mobility model for general purpose device simulation,” *IEEE Trans. Electron Devices*, 1997.
- [100] Y. Huang, M. Chiang, W. Hsu, S. Cheng, and E. Engineering, “6-T SRAM Performance Assessment with Stacked Silicon Nanowire MOSFETs,” in *proc. Int. Symp Quality Electron. Design*, 2015, pp. 2–6.
- [101] J. Ou, R. Huang, Y. Liu, R. Wang, and Y. Wang, “Performance investigation of SRAM cells based on gate-all-around (GAA) Si nanowire transistor for ultra-low voltage applications,” *2012 IEEE 11th Int. Conf. Solid-State Integr. Circuit Technol.*, no. V, pp.

1–3, 2012.

- [102] R. Singh, K. Aditya, A. K. Bansal, P. A. Chanawala, T. B. Hook, and A. Dixit, “7-nm Nanowire FET Process Variation Modeling using Industry Standard BSIM-CMG Model,” *3rd Int. Conf. Emerg. Electron.*, pp. 1–4, 2016.
- [103] K. Nayak, S. Agarwal, M. Bajaj, K. V. R. M. Murali, and V. R. Rao, “Random dopant fluctuation induced variability in undoped channel si gate all around nanowire n-MOSFET,” *IEEE Trans. Electron Devices*, vol. 62, no. 2, pp. 685–688, 2015.
- [104] R. Wang, J. Zhuge, R. Huang, T. Yu, J. Zou, D. W. Kim, D. Park, and Y. Wang, “Investigation on variability in metal-gate Si nanowire MOSFETs: Analysis of variation sources and experimental characterization,” *IEEE Trans. Electron Devices*, vol. 58, no. 8, pp. 2317–2325, 2011.
- [105] A. K. Bansal, S. Member, C. Gupta, and A. Gupta, and A. Dixit “3-D LER and RDF Matching Performance of Nanowire FETs in Inversion , Accumulation , and Junctionless Modes,” *IEEE Trans. Electron Devices*, vol. 65, no. 3, pp. 1246–1252, 2018.
- [106] K. Nayak, S. Agarwal, M. Bajaj, P. J. Oldiges, K. V. R. M. Murali, and V. R. Rao, “Metal-gate granularity-induced threshold voltage variability and mismatch in Si gate-all-around nanowire n-MOSFETs,” *IEEE Trans. Electron Devices*, vol. 61, no. 11, pp. 3892–3895, 2014.
- [107] W. M., Y. Wu, and P. Su, “Sensitivity of Gate-All-Around Nanowire MOSFETs to Process Variations — A Comparison,” *IEEE Trans. Electron Devices*, vol. 55, no. 11, pp. 3042–3047, 2008.
- [108] K. J. Kuhn, M. D. Giles, D. Becher, P. Kolar, A. Kornfeld, R. Kotlyar, S. T. Ma, A. Maheshwari, and S. Mudanai, “Process technology variation,” *IEEE Trans. Electron Devices*, vol. 58, no. 8, pp. 2197–2208, 2011.
- [109] Q. Xie, X. Lin, Y. Wang, M. J. Dousti, A. Shafaei, M. Ghasemi-Gol, and M. Pedram, “5nm FinFET standard cell library optimization and circuit synthesis in near-and super-threshold voltage regimes,” *Proc. IEEE Comput. Soc. Annu. Symp. VLSI, ISVLSI*, pp. 424–429, 2014.
- [110] Q. Xie, X. Lin, Y. Wang, S. Chen, M. J. Dousti, and M. Pedram, “Performance Comparisons Between 7-nm FinFET and Conventional Bulk CMOS Standard Cell Libraries,” *IEEE Trans. Circuits Syst. II Express Briefs*, vol. 62, no. 8, pp. 761–765, 2015.

- [111] “16nm PTM-MG, [Online]. Available: <http://ptm.asu.edu/>.”
- [112] A. B. Sachid and C. Hu, “Denser and more stable SRAM using FinFETs with multiple fin heights,” *IEEE Trans. Electron Devices*, vol. 59, no. 8, pp. 2037–2041, 2012.
- [113] R. Morimoto, T. Kimura, Y. Okayama, T. Hirai, H. Maeda, K. Oshima, R. Watanabe, H. Fukui, Y. Tsunoda, M. Togo, S. Kanai, S. Shino, T. Hoshino, K. Shimazaki, M. Nakazawa, K. Nakazawa, Y. Takasu, H. Yamasaki, H. Inokuma, S. Taniguchi, T. Fujimaki, H. Yamada, S. Watanabe, S. Muramatsu, S. Iwasa, K. Nagaoka, S. Mimotogi, T. Iwamoto, H. Nii, Y. Sogo, K. Ohno, K. Yoshida, K. Sunouchi, M. Ikeda, M. Iwai, T. Kitano, H. Naruse, Y. Enomoto, K. Imai, S. Yamada, M. Saito, T. Kuwata, F. Matsuoka, and N. Nagashima, “Layout-design methodology of 0.246- $\mu\text{m}^2$ -embedded 6T-SRAM for 45-nm high-performance system LSIs,” *Dig. Tech. Pap. - Symp. VLSI Technol.*, pp. 28–29, 2007.
- [114] F. Moradi, S. K. Gupta, G. Panagopoulos, D. T. Wisland, H. Mahmoodi, and K. Roy, “Asymmetrically doped FinFETs for low-power robust SRAMs,” *IEEE Trans. Electron Devices*, vol. 58, no. 12, pp. 4241–4249, 2011.
- [115] H. Y. Chen, C. Y. Chang, C. C. Huang, T. X. Chung, S. Da Liu, J. R. Hwang, Y. H. Liu, Y. J. Chou, H. J. Wu, K. C. Shu, C. K. Huang, J. W. You, J. J. Shin, C. K. Chen, C. H. Lin, J. W. Hsu, B. C. Perng, P. Y. Tsai, C. C. Chen, J. H. Shieh, H. J. Tao, S. C. Chen, T. S. Gau, and F. L. Yang, “Novel 20nm hybrid SOI/bulk CMOS Technology with 0.183- $\mu\text{m}^2$  6T-SRAM cell by immersion lithography,” *Dig. Tech. Pap. - Symp. VLSI Technol.*, vol. 2005, pp. 16–17, 2005.
- [116] A. Asenov, B. Cheng, X. Wang, A. R. Brown, D. Reid, C. Millar, and C. Alexander, “Simulation based transistor-SRAM co-design in the presence of statistical variability and reliability,” *Tech. Dig. - Int. Electron Devices Meet. IEDM*, pp. 818–821, 2013.
- [117] T. M??relle, G. Curatola, A. Nackaerts, N. Collaert, M. J. H. Van Dal, G. Doornbos, T. S. Doorn, P. Christie, G. Vellianitis, B. Duriez, R. Duffy, B. J. Pawlak, F. C. Voogt, R. Rooyackers, L. Witters, M. Jurczak, and R. J. P. Lander, “First observation of FinFET specific mismatch behavior and optimization guidelines for SRAM scaling,” *Tech. Dig. - Int. Electron Devices Meet. IEDM*, 2008.
- [118] C. H. Diaz, K. Goto, H. T. Huang, Y. Yasuda, C. P. Tsao, T. T. Chu, W. T. Lu, V. Chang, Y. T. Hou, Y. S. Chao, P. F. Hsu, C. L. Chen, K. C. Lin, J. A. Ng, W. C. Yang, C. H. Chen, Y. H. Peng, C. J. Chen, C. C. Chen, M. H. Yu, L. Y. Yeh, K. S. You, K. S.



- Chen, K. B. Thei, C. H. Lee, S. H. Yang, J. Y. Cheng, K. T. Huang, J. J. Liaw, Y. Ku, S. M. Jang, H. Chuang, and M. S. Liang, "32nm Gate-First High-K/Metal-Gate Technology for High Performance Low Power Applications," *Electron Devices Meet. 2008. IEDM 2008. IEEE Int.*, pp. 1–4, 2008.
- [119] Z. Guo, A. Carlson, L. T. Pang, K. T. Duong, T. J. K. Liu, and B. Nikolić, "Large-scale SRAM variability characterization in 45 nm CMOS," *IEEE J. Solid-State Circuits*, vol. 44, no. 11, pp. 3174–3192, 2009.
- [120] V. P. H. Hu, M. L. Fan, P. Su, and C. Te Chuang, "Comprehensive analysis of UTB GeOI logic circuits and 6T SRAM cells considering variability and temperature sensitivity," *Tech. Dig. - Int. Electron Devices Meet. IEDM*, pp. 753–756, 2011.
- [121] A. Goel, S. K. Gupta, and K. Roy, "Asymmetric drain spacer extension (ADSE) FinFETs for low-power and robust SRAMs," *IEEE Trans. Electron Devices*, vol. 58, no. 2, pp. 296–308, 2011.
- [122] H. Ananthan and K. Roy, "Technology and circuit design considerations in quasi-planar double-gate SRAM," *IEEE Trans. Electron Devices*, vol. 53, no. 2, pp. 242–250, 2006.
- [123] S. L. S. Lin, Y.-B. K. Y.-B. Kim, F. Lombardi, and Y. J. L. Y. J. Lee, "A new SRAM cell design using CNTFETs," *2008 Int. SoC Des. Conf.*, vol. 01, no. 1, pp. 168–171, 2008.
- [124] K. Nayak, M. Bajaj, A. Konar, P. J. Oldiges, K. Natori, H. Iwai, K. V. Murali, V. R. Rao, "Cmos logic device and circuit performance of si gate all around nanowire mosfet", *IEEE Transactions on Electron Devices*, vol. 61, no. 9, pp. 3066-3074, 2014.
- [125] T. Ohtou, N. Sugii, and T. Hiramoto, "Impact of Parameter Variations and Random Dopant Fluctuations on Short-Channel Fully Depleted SOI MOSFETs With Extremely Thin BOX," *IEEE Electron Device Lett.*, vol. 28, no. 8, pp. 740–742, 2007.
- [126] A. M. Walke and N. R. Mohapatra, "Effects of small geometries on the performance of gate first high-  $\kappa$  metal gate NMOS transistors," *IEEE Trans. Electron Devices*, vol. 59, no. 10, pp. 2582–2588, 2012.
- [127] E. Grossar, M. Stucchi, K. Maex, and W. Dehaene, "Read stability and write-ability analysis of SRAM cells for nanometer technologies," *IEEE J. Solid-State Circuits*, vol. 41, no. 11, pp. 2577–2588, 2006.
- [128] H. Qiu, S. Member, K. Takeuchi, T. Mizutani, Y. Yamamoto, T. Saraya, M. Kobayashi,

- and T. Hiramoto, "Statistical Write Stability Characterization in SRAM Cells at Low Supply Voltage," *IEEE Trans. Electron Devices*, vol. 1, pp. 1–7, 2016.
- [129] K. D. Buddharaju, N. Singh, S. C. Rustagi, S. H. G. Teo, L. Y. Wong, L. J. Tang, C. H. Tung, G. Q. Lo, N. Balasubramanian, and D. L. Kwong, "Gate-all-around Si-nanowire CMOS inverter logic fabricated using top-down approach," in *ESSDERC 2007 - Proceedings of the 37th European Solid-State Device Research Conference*, 2008, vol. 2007, pp. 303–306.
- [130] W. S. Liao, Y. G. Liaw, M. C. Tang, S. Chakraborty, and C. W. Liu, "Investigation of reliability characteristics in NMOS and PMOS FinFETs," *IEEE Electron Device Lett.*, vol. 29, no. 7, pp. 788–790, 2008.
- [131] J. F. Zhang and W. Eccleston, "Positive bias temperature instability in MOSFETs," *IEEE Trans. Electron Devices*, vol. 45, no. 1, pp. 116–124, 1998.
- [132] P. Duhan, V. Ramgopal Rao, and N. R. Mohapatra, "PBTI in HKMG nMOS Transistors- Effect of Width, Layout, and Other Technological Parameters," *IEEE Trans. Electron Devices*, vol. 64, no. 10, pp. 4018–4024, 2017.
- [133] K. O. Jeppson and C. M. Svensson, "Negative bias stress of MOS devices at high electric fields and degradation of MNOS devices," *J. Appl. Phys.*, vol. 48, no. 5, p. 2004, 1977.
- [134] D. Zhang, M. Wang, H. Wang, and Y. Yang, "Enhanced Negative Bias Stress Degradation in Multigate Polycrystalline Silicon Thin-Film Transistors," *IEEE Trans. Electron Devices*, 2017.
- [135] H. Aono, E. Murakami, K. Okuyama, a. Nishida, M. Minami, Y. Ooji, and K. Kubota, "Modeling of NBTI saturation effect and its impact on electric field dependence of the lifetime," *Microelectron. Reliab.*, vol. 45, no. 7–8, pp. 1109–1114, Jul. 2005.
- [136] S.-Y. Kim, K.-R. Han, B.-K. Choi, S.-H. Kong, J.-S. Lee, and J.-H. Lee, "Negative Bias Temperature Instability of Bulk Fin Field Effect Transistor," *Jpn. J. Appl. Phys.*, vol. 45, no. 3A, pp. 1467–1470, Mar. 2006.
- [137] H. Reisinger, O. Blank, W. Heinrigs, W. Gustin, and C. Schlunder, "Analysis of NBTI Degradation and Recovery-Bheavior Based on Ultra Fast VT-Measurements," *Reliab. Phys. Symp. Proceedings, 2006. 44th Annu. IEEE Int.*, p. 448,453, 2006.
- [138] S. Mahapatra, A. E. Islam, S. Deora, V. D. Maheta, K. Joshi, A. Jain, and M. A. Alam,

- “A critical re-evaluation of the usefulness of R-D framework in predicting NBTI stress and recovery,” *IEEE Int. Reliab. Phys. Symp. Proc.*, pp. 614–623, 2011.
- [139] J. Yang, T. Chen, S. Tan, and L. Chan, “A novel empirical model for NBTI recovery with the modulated measurement time frame,” *13th Int. Symp. Phys. Fail. Anal. Integr. Circuits*, pp. 33–36, 2006.
- [140] K. Kang, H. Kufluoglu, K. Roy, and M. A. Alam, “Impact of negative-bias temperature instability in nanoscale SRAM array: Modeling and analysis,” *IEEE Trans. Comput. Des. Integr. Circuits Syst.*, vol. 26, no. 10, pp. 1770–1781, 2007.
- [141] M. K. Hassan, S. Member, and C. Ho, “Stochastic modeling of positive bias temperature instability in high- $\kappa$  metal gate nMOSFETs,” *IEEE Trans. Electron Devices*, vol. 61, no. 7, pp. 2243–2249, 2014.
- [142] W. Mizubayashi, T. Mori, K. Fukuda, Y. X. Liu, T. Matsukawa, Y. Ishikawa, K. Endo, S. O’Uchi, J. Tsukada, H. Yamauchi, Y. Morita, S. Migita, H. Ota, and M. Masahara, “PBTI for N-type tunnel FinFETs,” *2015 Int. Conf. IC Des. Technol. ICICDT 2015*, pp. 3–6, 2015.
- [143] G. Pobegen, T. Aichinger, M. Nelhiebel, and T. Grasser, “Dependence of the negative bias temperature instability on the gate oxide thickness,” *Reliab. Phys. Symp. (IRPS), 2010 IEEE Int.*, pp. 1073–1077, 2010.
- [144] O. J. Leistiko, a. S. Grove, and C. T. Sah, “Electron and hole mobilities in inversion layers on thermally oxidized silicon surfaces,” *IEEE Trans. Electron Devices*, vol. 12, no. 5, 1965.
- [145] C. M. C. Ma, B. L. B. Li, L. Z. L. Zhang, J. H. J. He, X. Z. X. Zhang, X. L. X. Lin, and M. C. M. Chan, “A unified FinFET reliability model including high K gate stack dynamic threshold voltage, hot carrier injection, and negative bias temperature instability,” *2009 10th Int. Symp. Qual. Electron. Des.*, no. August 2015, 2009.
- [146] W. W. W. Wang, V. Reddy, a T. Krishnan, R. Vattikonda, S. Krishnan, and Y. C. Y. Cao, “Compact Modeling and Simulation of Circuit Reliability for 65-nm CMOS Technology,” *IEEE Trans. Device Mater. Reliab.*, vol. 7, no. 4, pp. 509–517, 2007.
- [147] E. Seevinck, F. J. List, and J. Lohstroh, “Static-noise margin analysis of MOS SRAM cells,” *IEEE J. Solid-State Circuits*, vol. 22, no. 5, pp. 748–754, 1987.
- [148] S. Khan, S. Hamdioui, H. Kukner, P. Raghavan, and F. Catthoor, “BTI impact on logical

gates in nano-scale CMOS technology,” in *Proceedings of the 2012 IEEE 15th International Symposium on Design and Diagnostics of Electronic Circuits and Systems, DDECS 2012*, 2012, pp. 348–353.

- [149] M. Duan, J. F. Zhang, Z. Ji, W. D. Zhang, B. Kaczer, T. Schram, R. Ritzenthaler, G. Groeseneken, and A. Asenov, “Development of a technique for characterizing bias temperature instability-induced device-to-device variation at SRAM-relevant conditions,” *IEEE Trans. Electron Devices*, vol. 61, no. 9, pp. 3081–3089, 2014.
- [150] S. Khan, I. Agbo, S. Hamdioui, H. Kukner, B. Kaczer, P. Raghavan, and F. Catthoor, “Bias Temperature Instability analysis of FinFET based SRAM cells,” *Des. Autom. Test Eur. Conf. Exhib. (DATE)*, 2014, pp. 1–6, 2014.
- [151] T. Naphade, K. Roy, and S. Mahapatra, “A novel physics-based variable NBTI simulation framework from small area devices to 6T-SRAM,” *Tech. Dig. - Int. Electron Devices Meet. IEDM*, pp. 838–841, 2013.
- [152] S. Mahapatra, V. Huard, A. Kerber, V. Reddy, S. Kalpat, and A. Haggag, “Universality of NBTI - From devices to circuits and products,” *2014 IEEE Int. Reliab. Phys. Symp.*, pp. 3B.1.1–3B.1.8, 2014.
- [153] A. Kerber and T. Nigam, “Challenges in the characterization and modeling of BTI induced variability in metal gate / High-k CMOS technologies,” *IEEE Int. Reliab. Phys. Symp. Proc.*, pp. 2–7, 2013.
- [154] P. Weckx, B. Kaczer, M. Toledano-Luque, P. Raghavan, J. Franco, P. J. Roussel, G. Groeseneken, and F. Catthoor, “Implications of BTI-induced time-dependent statistics on yield estimation of digital circuits,” *IEEE Trans. Electron Devices*, vol. 61, no. 3, pp. 666–673, 2014.
- [155] H. R. Khan, D. Mamaluy, and D. Vasileska, “Simulation of the Impact of Process Variation on the optimized 10 nm FinFET,” *IEEE Trans. Electron Devices*, vol. 55, no. 8, pp. 2134–2141, 2008.
- [156] C. Prasad, M. Agostinelli, J. Hicks, S. Ramey, P. T. Development, I. Corporation, T. Solutions, and I. Corporation, “Bias Temperature Instability Variation on SiON / Poly , HK / MG and Trigate Architectures,” *IEEE Int. Reliab. Phys. Symp.*, vol. 2, no. 3, pp. 1–7, 2014.
- [157] B. Kaczer, J. Franco, P. Weckx, P. J. Roussel, E. Bury, M. Cho, R. Degraeve, D. Linten, G. Groeseneken, H. Kukner, P. Raghavan, F. Catthoor, G. Rzepa, W. Goes, and T.

- Grasser, "The defect-centric perspective of device and circuit reliability - From individual defects to circuits," in *European Solid-State Device Research Conference*, 2015, vol. 2015-Novem, pp. 218–225.
- [158] B. Kaczer, G. Rzepa, J. Franco, P. Weckx, A. Chasin, V. Putcha, E. Bury, M. Simicic, P. Roussel, G. Hellings, A. Veloso, P. Matagne, T. Grasser, and D. Linten, "Benchmarking time-dependent variability of junctionless nanowire FETs," *IEEE Int. Reliab. Phys. Symp. Proc.*, pp. 2D6.1–2D6.7, 2017.
- [159] A. Chasin, J. Franco, B. Kaczer, V. Putcha, P. Weckx, R. Ritzenthaler, H. Mertens, N. Horiguchi, D. Linten, and G. Rzepa, "BTI reliability and time-dependent variability of stacked gate-All-Around Si nanowire transistors," *IEEE Int. Reliab. Phys. Symp. Proc.*, pp. 5C4.1–5C4.7, 2017.
- [160] D. Angot, V. Huard, L. Rahhal, A. Cros, X. Federspiel, A. Bajolet, Y. Carminati, M. Saliva, E. Pion, F. Cacho, and A. Bravaix, "BTI variability fundamental understandings and impact on digital logic by the use of extensive dataset," *Tech. Dig. - Int. Electron Devices Meet. IEDM*, pp. 405–408, 2013.
- [161] S. Mukhopadhyay, Y. Lee, and J. Lee, "Microelectronics Reliability Time-zero-variability and BTI impact on advanced FinFET device and circuit reliability," *Microelectron. Reliab.*, vol. 81, pp. 226–231, 2018.



## PUBLICATIONS

---

### Journal/Transaction Publications

1. **O. Prakash**, S. Swen, S. Maheshwaram, A. Bulusu, N. Singh, and S.K Manhas, “Compact NBTI Reliability Modeling in Si Nanowire MOSFETs and Effects in Circuits,” *IEEE Trans. Device Mater. Reliab.*, vol. 17, no. 2, pp. 404–413, 2017.
2. **O. Prakash**, S. Maheshwaram, M. Sharma, A. Bulusu, and S. K. Manhas, “Performance and Variability Analysis of SiNW 6T-SRAM Cell using Compact Model with Parasitics,” *IEEE Trans. Nanotechnol.*, vol. 16, no. 6, pp. 965 - 973, 2017.
3. **O. Prakash**, S. Swen, S. Maheshwaram, A. Bulusu, N. Singh, and S.K Manhas, “Impact of Time Zero Variability and BTI Reliability on SiNW FET Based Circuits” *IEEE Trans. Device Mater. Reliab.*(under review)
4. **O. Prakash**, S. Maheshwaram, and S.K. Manhas “ SiNW FET diameter tuned SRAM cell design and its variability analysis” yet to be communicated.

### Conference Publications

5. **O. Prakash**, S. Maheshwaram, M. Sharma, A. Bulusu, A. K. Saxena, and S. K. Manhas, “Lateral Silicon Nanowire Based Standard Cell Design for Higher Performance,” in *proc. IEEE APCCAS, 2016*, vol. 2, pp. 135–138, Jeju, Korea.
6. **O. Prakash**, S. Maheshwaram, M. Sharma, A. Bulusu, A. K. Saxena, and S. K. Manhas, “A Unified Verilog-A Compact Model for Lateral Si Nanowire ( NW ) FET Incorporating Parasitics for Circuit Simulation,” in *proc. IEEE VDAT, 2016*.
7. M. Sharma, S. Maheshwaram, **O. Prakash**, A. Bulusu, A. K. Saxena, and S. K. Manhas, “Compact Model for Vertical Silicon Nanowire Based Device Simulation and Circuit Design,” *Proc. IEEE ISOCC*, pp. 107-108, 2-5 Nov. 2015, Gyungju, South Korea.
8. S. Maheshwaram, **O. Prakash**, M. Sharma, A. Bulusu, and S. Manhas, “Vertical nanowire FET based standard cell design employing Verilog-A compact model for higher performance,” in *Communications in Computer and Information Science*, 2017, vol. 711, pp. 239–248.

## APPENDIX

### Lateral silicon nanowire FET Verilog-A code.

```
module lnwRC (d, g, s);
    inout d, g, s;
    electrical d, g, s;
    electrical di, si;

// Parameters for device physics
    parameter real L = 14e-7; //cm
    parameter real R = 5e-7; //cm
    parameter real tox = 1e-7; //cm
    parameter real NA = 5e17; //cm^-3
    parameter real un = 300; //cm^2/V.s
    parameter real wfMet = (4.42-4.75); // eV
    parameter real T = 300; //K
    parameter real epsilOX = 3.9×8.854e-14; // F/cm
    parameter real Eg = 1.12; // eV
    parameter real EA = 4.05; // eV
    parameter real epsilSi = 11.7×8.854e-14; // F/cm

// Parameters for physical constants
    parameter real q = 1.602e-19; // coulombs
    parameter real kB = 8.617e-5; // eV K^-1
    parameter real ni = 1.48e10; // cm^-3
    parameter real pi = 3.1416;

// Parameters for short channel and Quantum Effects
    parameter real hbar = (1/(2×3.1416))×6.626e-34; // J.s 4.135e-15; // eV.s
    parameter real me = 0.92×9.109e-31; // kg;
    parameter real aSi = 5.431e-8; // cm

// Parameters for Vdsat
    parameter real KSAT = 0.285/0.56;//n/p SiNW FET
    parameter real NSAT = 1.0;
    parameter real MSAT = 2;

// Parameter for Velocity Saturation & Mobility Degradation
    parameter real VSAT1=5e7/2e7; //n/p SiNW FET
    parameter real EXSAT=2;
    parameter real DELTAVSAT1=0.0010/35;//n/p SiNW FET
    parameter real chargewf=1;
    parameter real ETAMOB4=7/2; //
    parameter real UOMULT=3;
    parameter real neta4= `TYPE(0.33,0.33);
//Parasitic Capacitance Parameter
    parameter real Hg =10e-7;
```



```
parameter real Lsrc = 14e-7;
parameter real Ldrn = 14e-7;
parameter real Wg = 10e-7;
```

**// Parasitic Resistance Parameter**

```
parameter real Lext1 = 3e-7;
parameter real Tc = 2e-7;
parameter real uext1=120;
parameter real Next1=1e20;
```

**// Other Parameters Resistances and Capacitances is also defined in the Same Ways.**

**// Short Channel Parameter**

```
parameter real fcrv1=1.0;//n/p SiNW FET
parameter real fcrv2=2.5/3;//n/p SiNW FET
parameter real fcrv3=1.0;
parameter real aSS1=0.95/1.2;//n/p SiNW FET
parameter real aSS2=0.9/1.29;//n/p SiNW FET
parameter real dIoff=-1.08/-2.399;//n/p SiNW FET
parameter real dDibl=9/10;//n/p SiNW FET
```

**// For Considering Number Of Wires**

```
parameter real NWire =1;
```

**// Real parameters related to charge, capacitance and parasitics are defined below**

```
real del, Cox, betainv, eta, svar, phiF, Qdep, ueff, delPhi, VchL, Vch0, LDi;
real V0, Vt, GL, z1L, z1min, z1max, eta0L, eta1L, eta2L, eta3L, z2L, lam0L, lam1L,
lam2L, z3L; // for calculating I, Q
real G0, z10, eta00, eta10, eta20, eta30, z20, lam00, lam10, lam20, z30;
real alpd, alps, falpd, falps, Vds, Vgs, Vgd, Ids, Qg, Qd, Qs, Cgs, Cgd, Cdg, Csd, Csg,
Cds, Cgg, Cdd, Css, Qgd, Qgs;
real galpd, galps, halpd1, halpd2, halpd3, halpd, halps1, halps2, halps3, halps, nqg, nqd,
nqs, norm1;
real gm ,gds, gmbyIds, nCgg, nCsg, nCdg, nCgs, nCgd, nCsd, nCds, nCdd, nCcss,
norm2;
real Vges,Vses,Vdes,Vded, lnLDi, delVthVOL, qinavg, Eavg, deltox, toxeff, Coxeff,
lamq, E0byq,Vbi, Vtlong, lambda, fSCE, alpSCE, Vgsfbeff, Vgsfbeff1;
real delVthSCE, svar2, Cifs, Cifd, Rdrain, Rsource, Iddi, Issi;
```

**//Inversion charge parameter**

```
real qins, qind, qis, qia, qia2, eta4;
real cdop1,vpolys, z, phiS, epsilonRatio,WR;
```

**//The Real mobilityand velocity saturation parameters are also defined**

**// The real parameters related to parasitic resistance and capacitance is also defined**

```
analog begin
```

**// Obtaining appropriate terminal voltages**

```
Vds = type × V(di, si);
Vgs = type × V(g, si);
```

```

Vgd = Vgs - Vds;
Vges = type × V(g, si);
Vses = type × V(s, si);
Vdes = type × V(d, si);
Vded = Vdes - Vds;

// Assigning value for internal variables related to device physics
betainv = kB×T;
Qdep = q×NA×R/2.0;
del = q×ni/(betainv×epsilSi); //small del
Cox = epsilOX/(R×ln(1.0+tox/R));

eta = 4.0×epsilSi/(Cox×R);
svar = 2.0×epsilSi×(ln(1.0+tox/R))/epsilOX;
LDi = sqrt(2.0×epsilSi×betainv/(q×ni));
lnLDi = ln(2.0×LDi/R);
phiF = betainv×ln(NA/ni);
ueff = un;
delPhi = wfMet - (EA+Eg/2+phiF); // wf difference between gate and Silicon body
VchL = Vds;
Vch0 = 0;
V0 = delPhi + 2×phiF + Qdep/(Cox)-
betainv×ln(2×q×NA×epsilSi/(betainv×Cox×Cox));
delVthVOL = -betainv×ln((Cox×betainv/(2×Qdep))×(1-exp(-
(Qdep×R/(2×epsilSi×betainv)))));
Vt = V0 + delVthVOL; // Vt definition

// Start of evaluation of device I-V and C-V
// Source side charge calculation (alpha calculation for inversion charge)
begin
G0 = (0.5×(Vgs-Vt-Vch0)/betainv);
if(G0 < -10) z10=lexp(2.0×G0);
else if (G0 > 10) z10 = G0/svar;
else
begin
z10 =
sqrt((1.0/(4.0×svar×svar×svar×svar))+1.0/(svar×svar))×(ln(1.0+lexp(G0)))×(ln(1.0+lexp(G0)
))-1.0/(2.0×svar×svar); // initial guess
end
if (z10 > z1max || z10 < z1min) begin //
if(z10 > z1max) z10 = z1max;
else z10 = z1min;
end

if(G0 < -50) z30 = z10;
else begin
eta00 = 0.5×ln(z10+z10×z10) + svar×z10 - G0;
eta10 = 0.5/z10 + 0.5/(1.0+z10) + svar;
eta20 = -0.5/(z10×z10) - 0.5/((1.0+z10)×(1.0+z10));
eta30 = 1.0/(z10×z10×z10) + 1.0/((1.0+z10)×(1.0+z10)×(1.0+z10));

```

```

z20 = z10 -
(eta00/eta10)×(1.0+(eta00×eta20/(2×eta10×eta10)))+(eta00×eta00×(3.0×eta20×eta20-
eta10×eta30)/(6.0×eta10×eta10×eta10×eta10)); // firstiterationapprox
lam00 = 0.5×ln(z20+z20×z20) + svar×z20 - G0;
lam10 = 0.5/z20 + 0.5/(1.0+z20) + svar;
lam20 = -0.5/(z20×z20) - 0.5/((1.0+z20)×(1.0+z20));
z30 = z20 - (lam00/lam10)×(1.0+(lam00×lam20/(2×lam10×lam10)));
// second iteration approximate value of solution
end

```

```

alps = 1.0/(z30+1.0);
qins = (2.0×epsilSi×2.0×betainv×(1.0-alps)/(R×alps))/(betainv×Cox);

```

#### // Drain side charge calculation

The same steps has followed as discussed above to calculate the inversion charge at drain side

```

alpd = 1.0/(z3L+1.0);
qind = (2.0×epsilSi×2.0×betainv×(1.0-alpd)/(R×alpd))/(betainv×Cox);

```

#### // Calculation of quantum mechanical effect using above solution

```

qinavg = svar×(((1.0-alpd)/alpd)+((1.0-alps)/alps));
Eavg = Cox×betainv×(Qdep/(Cox×betainv)+qinavg/3.0)/epsilSi;
deltox = aSi×(pow(hbar×hbar/(2.0×q×me×Eavg),1/3));
toxeff = tox+deltox;
Coxeff = epsilOX/((R-deltox/3.0)×(ln((R+tox)/(R-deltox/3.0))));
lamq = 2.0×pi×hbar/(sqrt(2.0×me×Eavg));
E0byq = (lamq×betainv/q)×(hbar×hbar×pi×pi/(4.0×me×R×R));

```

#### // Calculation of short channel effect parameters

```

Vbi = 0;
VchL = Vds+Vbi+E0byq;
V0 = delPhi + 2.0×phiF + Qdep/(Coxeff)-
betainv×ln(2.0×q×NA×epsilSi/(betainv×Coxeff×Coxeff));
delVthVOL = -betainv×ln((Coxeff×betainv/(2.0×Qdep))×(1.0-exp(-
(Qdep×R/(2.0×epsilSi×betainv)))));
Vtlong = V0 + delVthVOL;

```

```

lambda = sqrt(((ln(1.0+toxeff/R))×(R×R/2.0)×(epsilSi/epsilOX))+R×R/4.0));
fSCE = fcrv1/(fcrv2×((cosh(0.5×L/lambda))-fcrv3));
alpSCE = aSS1+aSS2×fSCE;
delVthSCE = fSCE×(dIoff×(Vtlong-(Qdep/Coxeff)-Vbi)-Vds/dDibl);

```

```

Vt = Vtlong + delVthSCE;
svar2=svar/alpSCE;

```

#### // Effective vgs for vdsat calculation

```

Vgsbeff = Vgs - Vt;
Vgsbeff1 = Vgsbeff/1.5;

```

// calculation of device I-V

#### // Calculation of vdsat and vdseff by BSIM

$V_{dsat} = (E_{sat}L \times K_{SAT}(V_{gs} - V_{th} - \phi_s + 2.0 \times \beta_{ainv})) / (E_{sat}L + K_{SAT} \times (V_{gs} - V_{th} - \phi_s + 2.0 \times \beta_{ainv}))$ ; // K<sub>SAT</sub> is used to decrease the current by decreasing it.

$V_{dseff} = V_{ds} / \text{pow}((1.0 + \text{pow}(V_{ds}/V_{dsat}, MSAT)), 1.0/MSAT)$ ; // MSAT is used to change the slope of curve connecting linear and saturation region  
if( $V_{dseff} > V_{ds}$ )  $V_{dseff} = V_{ds}$ ;

### //Mobility degradation

$\Delta q_i = q_{ins} - q_{ind}$ ;  
 $q_{ia} = 0.5 \times (q_{ins} + q_{ind})$ ;  
 $q_{ia2} = q_{ia}$ ; // +  $0.5 \times \text{charge}_{wf} \times (1.0 - \exp(-(V_{dseff} \times V_{dseff})/6.25e4)) \times \Delta q_i$ ;  
 $\eta_4 = (\eta_4) \times ETAMOB4$ ;  
 $E_{effa} = 1e-8 \times (Q_{dep}/C_{ox} + \eta_4 \times \text{abs}(q_{ia2})) / (\epsilon_{silRatio} \times \text{tox}_{eff})$ ;  
 $DMOB2 = 1.0 + U_A \times \text{pow}(\text{abs}(E_{effa}), EU) + U_D / \text{pow}(0.5 \times (1.0 + \text{abs}(q_{ia2}) \times C_{ox}/0.01), UCS)$ ;  
 $DMOB2 = DMOB2 / UOMULT$ ;  
 $\mu_{eff1} = \mu_{eff} / DMOB2$ ; // UOMULT is used to normalize the DMOB2 and ETAMOB4 is used to increase the variation of DMOB4

### // Velocity saturation

$E_{sat1} = 2 \times V_{SAT1} \times DMOB2 / \mu_{eff}$ ;  
 $\Delta v_{sat} = \Delta V_{SAT1}$ ;  
 $a_{11} = \text{pow}((\Delta q_i / E_{sat1} \times L), EXSAT)$ ;  
 $P69 = (\Delta v_{sat} + \text{pow}((\Delta q_i / E_{sat1} \times L), EXSAT))$ ;  
 $D_{vsat} = 1 + \text{pow}(P69, 1/EXSAT) / (1 + \text{pow}(\Delta v_{sat}, 1/EXSAT))$ ;  
 $q_0 = 4.0 \times \beta_{ainv} \times \epsilon_{silSi} / R$ ;  
 $\text{powI} = 1.4$ ; // 1.4  
 $\text{linI} = 1.25$ ; // 1.6 4  
 $\text{lnI} = 1.95$ ; // 1.95  
 $c_{11} = (\text{pow}(q_{ins}, \text{powI}) - \text{pow}(q_{ind}, \text{powI})) / (2.0 \times C_{ox} + \text{linI} \times \beta_{ainv} \times (q_{ins} - q_{ind}))$ ;  
 $c_{12} = (q_0 \times \beta_{ainv} \times \ln((q_0 + \text{lnI} \times c_{dop1} \times q_{ind}) / (q_0 + \text{lnI} \times c_{dop1} \times q_{ins}))) / c_{dop1}$ ;  
 $I_{ds1} = 2.0 \times \pi \times R \times \mu_{eff1} \times (c_{11} + c_{12}) \times c_{13} / (L \times D_{vsat})$ ; //BSIM,jimnez Current equation

$f_{alpd} = (-s_{var} / (\alpha_{pd} \times \alpha_{pd} \times \alpha_{pSCE})) + (2.0 \times s_{var} / (\alpha_{pd} \times \alpha_{pSCE})) + (-2.0 / \alpha_{pd}) - (\ln(\alpha_{pd}))$ ;  
//s<sub>var</sub> replaced by s<sub>var</sub>  
 $f_{alps} = (-s_{var} / (\alpha_{ps} \times \alpha_{ps} \times \alpha_{pSCE})) + (2.0 \times s_{var} / (\alpha_{ps} \times \alpha_{pSCE})) + (-2.0 / \alpha_{ps}) - (\ln(\alpha_{ps}))$ ;  
//I<sub>ds1</sub> = ( $\mu_{eff1} \times 8.0 \times \pi \times \epsilon_{silSi}$ )  $\times$  ( $\beta_{ainv} \times \beta_{ainv}$ )  $\times$  ( $f_{alpd} - f_{alps}$ ) / ( $L \times D_{vsat}$ )  
if(GEOMOD==0 && V<sub>ds</sub>!= 0.0)  
 $I_{ds1} = I_{ds1} / (1.0 + ((R_{ch} \times I_{ds1}) / V_{ds}))$ ; //intrinsic current without Source Drain resistance

### // Short channel I-V to be used in C-V

$f_{alpd} = (-s_{var} / (\alpha_{pd} \times \alpha_{pd} \times \alpha_{pSCE})) + (2.0 \times s_{var} / (\alpha_{pd} \times \alpha_{pSCE})) + (-2.0 / \alpha_{pd}) - (\ln(\alpha_{pd}))$ ;  
//s<sub>var</sub> replaced by s<sub>var</sub>  
 $f_{alps} = (-s_{var} / (\alpha_{ps} \times \alpha_{ps} \times \alpha_{pSCE})) + (2.0 \times s_{var} / (\alpha_{ps} \times \alpha_{pSCE})) + (-2.0 / \alpha_{ps}) - (\ln(\alpha_{ps}))$ ;  
 $I_{ds} = (\mu_{eff} \times 8.0 \times \pi \times \epsilon_{silSi}) \times (\beta_{ainv} \times \beta_{ainv}) \times (f_{alpd} - f_{alps}) / L$ ;  
if(GEOMOD==0 && V<sub>ds</sub>!= 0.0)  
 $I_{ds} = I_{ds} / (1.0 + ((R_{ch} \times I_{ds}) / V_{ds}))$ ; //intrinsic current without Source Drain resistance

### // Short channel C-V

```
// for charge calculation
galpd = ((-1.0/(alpd×alpd))+3.0/alpd+ln(alpd))+(svar/alpSCE)×((-
2.0/(3.0×alpd×alpd×alpd))+2.0/(alpd×alpd)-(2.0/alpd));
galps = ((-1.0/(alps×alps))+3.0/alps+ln(alps))+(svar/alpSCE)×((-
2.0/(3.0×alps×alps×alps))+2.0/(alps×alps)-(2.0/alps));

halpd1 = ((-4.0/(3.0×alpd×alpd×alpd))+5.0/(2.0×alpd×alpd)+(1.0/alpd)-((1.0-
3.0×alpd)×(ln(alpd))/(alpd×alpd))+((ln(alpd))×(ln(alpd))/2.0));
halpd2 = ((3.0/(2.0×alpd×alpd×alpd×alpd))-
(43.0/(9.0×alpd×alpd×alpd))+9.0/(2.0×alpd×alpd))+((2.0-
6.0×alpd+6.0×alpd×alpd)×(ln(alpd))/(3.0×alpd×alpd×alpd));
halpd3 = ((2.0/(5.0×alpd×alpd×alpd×alpd×alpd))-
(2.0/(alpd×alpd×alpd×alpd))+10.0/(3.0×alpd×alpd×alpd)-(2.0/(alpd×alpd)));
halpd = halpd1-(svar/alpSCE)×halpd2-(svar/alpSCE)×(svar/alpSCE)×halpd3;
halps1 = ((-4.0/(3.0×alps×alps×alps))+5.0/(2.0×alps×alps)+(1.0/alps)-((1.0-
3.0×alps)×(ln(alps))/(alps×alps))+((ln(alps))×(ln(alps))/2.0));
halps2 = ((3.0/(2.0×alps×alps×alps×alps))-
(43.0/(9.0×alps×alps×alps))+9.0/(2.0×alps×alps))+((2.0-
6.0×alps+6.0×alps×alps)×(ln(alps))/(3.0×alps×alps×alps));
halps3 = ((2.0/(5.0×alps×alps×alps×alps×alps))-
(2.0/(alps×alps×alps×alps))+10.0/(3.0×alps×alps×alps)-(2.0/(alps×alps)));
halps = halps1-(svar/alpSCE)×halps2-(svar/alpSCE)×(svar/alpSCE)×halps3;

if (Vds==0)
begin
Qg = (8.0×pi×epsilSi×L×betainv)×(1.0-alps)/alps;
Qd = -(4.0×pi×epsilSi×L×betainv)×(1.0-alps)/alps;
Qs = -(4.0×pi×epsilSi×L×betainv)×(1.0-alps)/alps;
end
else
begin
Qg = (8.0×pi×epsilSi×L×betainv)×(galpd-galps)/(falpd-falps);
Qd = (8.0×pi×epsilSi×L×betainv)×(falps×(galpd-galps)+(halpd-halps))/((falpd-
falps)×(falpd-falps));
Qs = (8.0×pi×epsilSi×L×betainv)×(falpd×(galps-galpd)+(halps-
halpd))/((falpd-falps)×(falpd-falps));
end
norm1 = (8.0×pi×epsilSi×L×betainv)×(1.0-alps)/alps;
nqg = Qg/norm1;
nqd = -Qd/norm1;
nqs = -Qs/norm1;

// for capacitance calculation
gm = (8.0×pi×ueff×epsilSi×betainv/L)×((alpd-alps)/(alps×alpd));
//ddx(Ids,V(g));//
gds = (8.0×pi×ueff×epsilSi×betainv/L)×((1.0-alpd)/alpd); //ddx(Ids,V(d));//
gmbyIds = gm/Ids;

if (Vds==0)
```

```

begin
Cgs = (4.0×pi×epsilSi×L×(1.0-alps)/(2.0×alps-alps×alps+2.0×svar×(1.0-
alps)/alpSCE));
Cgd = (4.0×pi×epsilSi×L×(1.0-alps)/(2.0×alps-alps×alps+2.0×svar×(1.0-
alps)/alpSCE));
Cdg = (4.0×pi×epsilSi×L×(1.0-alps)/(2.0×alps-alps×alps+2.0×svar×(1.0-
alps)/alpSCE));
Csd = ((-8.0/6.0)×pi×epsilSi×L×(1.0-alps)/(2.0×alps-
alps×alps+2.0×svar×(1.0-alps)/alpSCE));
Csg = (4.0×pi×epsilSi×L×(1.0-alps)/(2.0×alps-alps×alps+2.0×svar×(1.0-
alps)/alpSCE));
Cds = ((-8.0/6.0)×pi×epsilSi×L×(1.0-alps)/(2.0×alps-
alps×alps+2.0×svar×(1.0-alps)/alpSCE));
Cgg = (8.0×pi×epsilSi×L×(1.0-alps)/(2.0×alps-alps×alps+2.0×svar×(1.0-
alps)/alpSCE));
Css = ((8.0/3.0)×pi×epsilSi×L×(1.0-alps)/(2.0×alps-
alps×alps+2.0×svar×(1.0-alps)/alpSCE));
Cdd = ((8.0/3.0)×pi×epsilSi×L×(1.0-alps)/(2.0×alps-
alps×alps+2.0×svar×(1.0-alps)/alpSCE));
end
else
begin
Cgs = ((L×L×(gds+gm)×(gds+gm)/(ueff×Ids))-(Qg×(gds+gm)/Ids));
Cgd = ((-L×L×gds×gds/(ueff×Ids))+(Qg×gds/Ids));
Cdg = ((-L×L×gds×gds/(ueff×Ids))+(Qg×gds/Ids)-((Qs-Qd)×gm/Ids));
Csd = ((Qs-Qd)×gds/Ids);
Csg = ((L×L×(gds+gm)×(gds+gm)/(ueff×Ids))-(Qg×(gds+gm)/Ids))-
((Qd-Qs)×gm/Ids);
Cds = -Csd;
Cgg = Cgs+Cgd;
Css = Csd+Csg;
Cdd = Csd+Cgd;
end
norm2 = (4.0×pi×epsilSi×L/svar2); // for normalising short channel capacitance

```

### //Parasitic capacitance

#### // Outer fringe capacitance calculation Cof

```

HWsr=sqrt((Hg×Hg) + (Wg×Wg)); //lenghans width sqrt
etanw1= HWsr - R - tox;
etanw2= 4.0×Hg×Wg - pi×((R+tox)×(R+tox));
etanw=sqrt((2×pi×R×etanw1)/etanw2);
if (Lsrc>= HWsr)
begin //Hg and Wg are the hight and width og gate
Cof_gex1 = Hg - R - tox;
Cof_gex2 = 2.0×(Wg/Hg) + 1.0 - Hg/HWsr;
Cof_gex3 = Wg - R - tox;
Cof_gex4 = 2.0×(Hg/Wg) + 1.0 - Wg/HWsr;
Cof1=(8.0/pi)×epsilsrc×etanw×(( Cof_gex1×Cof_gex2));
Cof2=(8.0/pi)×epsilsrc×etanw×((Cof_gex3×Cof_gex4));
Cofd = Cof1 +Cof2; // outer fring capacitance calculation
end //

```

```

else
begin
    Cof_gds = epsilsrc*(4.0*Hg*Wg - pi*((R+tox)*(R+tox)))/Lsrc;
    Cof_gex5 = 4.0*epsilsrc*(Lsrc - tox + R*ln(Lsrc/tox))*sqrt((2.0*R)/(Lsrc +
2.0*R + tox));
    Cofd = Cof_gds + Cof_gex5;
End

// Inner fringe capacitance calculation Cif
Cifd = 4*epsilSi*(R + tox)*ln((2*tox + R)/(2*tox));

// Side wall capacitance
Lsbyd=L/2;
bbya1 = sqrt((Lsbyd * L) *(Lsbyd + Ldrn)*( L + Ldrn)) ;
bbya2 = Ldrn*(L+Ldrn+Lsbyd);
bbya = (2*bbya1 + 2* Lsbyd*L)/bbya2 +1;
Csided = (4*epsildrn*(Hg + NWire*Wg)/pi)*ln(bbya);

// Overlap capacitance
Cov = (2.0*pi*epsilOX*Lov)/(ln((tox+R)/R));

Cgdpara=NWire*(Cofd + Cifd + Cov)+Csided;

(In the same way, we have also included the source parasitics capacitance)

//Parasitic source drain resistance calculations
// spreading resistance
rowext1 = 1/(q*uxext1*Next1);
Weff= 2*pi*R;
tanalpha = (R- Tc)/Lext1;
Rsp = (rowext1/(Weff*tanalpha)) *ln((Tc + (Lext1*tanalpha))/Tc);
Rsp = Rsp;

// Source drain extension resistance
A = pi*R*R;
rowext2 = 1/(q*uxext2*Next2);
Lext2 = Ldrn - 6e-7; // $&*
Rext = (rowext2*Lext2)/A;
Rext = Rext;

//S/D interface resistance
rowext3 = 1/(q*Next3*uxext3);
//A2 = pi*R*R;
Rsh = (rowext3*Lext3)/A;
Rsh = Rsh;

// Deep S/D resistance
A1= Hsd*Wsd;
rowsd = 1/(q*Nsd*unsd);
tanalpha1=(Hsd-R*0.5)/(2*Lsd);
Rsdp = rowsd/(Weff*tanalpha1)*ln(2);

```

```

Rshdp = (rowsd×Lsd)/A1 ;
Rdp = Rspdp×Rshdp/(Rspdp + Rshdp);
Rdp = Rdp;

```

**// Contact resistance calculation**

```

rowhdd = (1/(q×Nc×uncon));
lt = sqrt(rowc/rowhdd);
Rcon = (rowc/(lt×W))×((1 + exp(-2.0×(lc/lt)))/(1 - exp(-2.0×(lc/lt))));
Rcon = Rcon;

```

RDrainGeo= (Rsp + Rext + Rsh + Rdp + Rcon)/NWire; (In the same way, we have also included the source parasitics resistance)

**// For asymmetric source/drain resistance**

```

if(DRIGHT==1.0)begin
    Rdrain=RDrainGeo;
    Rsource=RSourceGeo;
end
else begin
    Rdrain=RSourceGeo;
    Rsource=RDrainGeo;
end

```

**// Calculation of impact of parasitic resistance on device I-V or current through resistance**

```

Iddi = Vded/ Rdrain;
Issi = Vses/ Rsource;

```

**// Calculation of impact of miller capacitance through Qg**

```

Qgd = Cgd×Vgd;
Qgs = Cgs×Vgs;

```

**// Terminal current, voltage, and impacts of parasitic**

```

if(GEOMOD==1)
    begin
        I(d, di) <+ type×Iddi;
        I(s, si) <+ type×Issi;
    end
else
    begin
        V(d, di) <+ 0.0;
        V(s, si) <+ 0.0;
    end
end

```

**//Impact of parasitic capacitance through miller calculation**

```

I(g,d) <+ type×ddt(Qgd);
I(g,s) <+ type×ddt(Qgs);

```

**//Device current**

```

I(di,si) <+ type×NWire×Ids1;
end
endmodule

```



## LIST OF FITTING PARAMETERS

Name	Unit	nSiNW/pSiNWFET (values)	Description
Type	-	1/-1	1 for nSiNW FET -1 for pSiNW FET
<b>Saturation Velocity parameters</b>			
VSAT1	cm/s	5e7/2e7	Saturation Velocity
KSAT	-	0.285/0.56	Parameter for $V_{dsat}$
NSAT	-	1/1	
MSAT	-	2/2	Smoothing factor for $V_{dsat}$
EXSAT	-	2/2	Fitting parameter for $V_{dsat}$
DELTA VSAT1	-	0.0010	
<b>Mobility degradation parameters</b>			
UOMULT	-	3/3	
ETAMOB4	-	70/2	
neta4	-	0.33/0.33	
chargewf	-	1/1	
<b>Short channel effect parameters</b>			
fcrv1	-	1/1	These parameters are used to match the curve in transition region and for subthresholdslope
fcrv2	-	2.5/3	
fcrv3	-	1/1	
aSS1	-	0.95/1.2	
aSS2	-	0.9/1.29	
dloff	-	-1.08/-2.399	$I_{off}$
dDibl	-	9/10	DIBL
<b>Linear Region of Operation</b>			
powI	-	1.4/2	These parameters are used to match the curve in linear region
linI	-	1.25/2	
lnI	-	1.95/1	