

COMPUTER SIMULATION OF DIGITAL SYSTEMS

A DISSERTATION

Submitted in partial fulfilment of the
requirements for the award of the Degree

of

MASTER OF ENGINEERING


in

ELECTRICAL ENGINEERING

(SYSTEM ENGINEERING AND OPERATIONS RESEARCH)

By

ARUNA SHARMA




**DEPARTMENT OF ELECTRICAL ENGINEERING
UNIVERSITY OF ROORKEE
ROORKEE (INDIA)
September, 1979**

CERTIFICATE

Certified that the Dissertation entitled 'COMPUTER
BASED SIMULATIONS OF DIGITAL SYSTEMS' which is submitted by
Aruna Sharma in partial fulfillment of the award of Degree
of Master of Engineering in System Engineering and Operation
Research of the University of Roorkee, Roorkee is a
record of student's own work carried out by her under my
supervision and guidance. The matter embodied in this
dissertation has not been submitted for the award of any
other degree or diploma.

This is further to certify that she has worked for
a period of 6 months from 4th January 1979 to September 1, 1979
for preparing this dissertation at this university.

Dated September 12, 1979


M.L. Vasant Rao
(M.L. Vasant Rao)
Reader
Department of Electrical Engg.
University of Roorkee,
Roorkee.

ACKNOWLEDGMENT

The author deems it a privilege to have worked for his dissertation work under the guidance of Mr. H.K. Vasanth, Reader, Department of Electrical Engineering, University of Roorkee, Roorkee. The author wishes to express his deep sense of gratitude and indebtedness to Mr. Vasanth for his encouraging guidance and enlightening suggestions. The deep interest shown by him for solving the author's difficulties will be remembered with gratitude of no parallel.

The author is highly thankful to Dr. L.R. Ray, Professor and Head, Electrical Engineering Department, for providing computer facilities despite a large constraints on computer time.

Thanks are also due to those who helped the author directly or indirectly in preparing this dissertation.

Asharma
ARJUNA SHARMA

Roorkee

Dated Sept. 12, 1979

ABSTRACT

In this dissertation, a study of the computer simulation of Digital systems using digital design functional language (Register transfer language) is made. It has been found that any type of digital system can be simulated by using either Arithmetic model approach or by Logic model approach. Simulation of INTEL 8000 microprocessor architecture is taken as a special problem.

The Dissertation has been divided into five portions.

The first chapter describes the R.T.L. language used for the design, simulation and implementation of digital systems. In the second chapter study of digital simulation using Arithmetic or Logic approach is made and for those models subroutines are developed. Some examples are also given for its illustration. The chapter third deals the architecture of a hypothetical LINC computer, and its simulation models. Chapter four gives the Arithmetic models and Logical models of an Associative memory of hypothetical Computer. In the last chapter INTEL 8080 microprocessor is simulated on an existing digital computer, indicating the importance of digital simulation technique.

CONTENTS

Chapter		Page
	ACKNOWLEDGEMENT	
	ABSTRACT	
1-	R.T.L.-A LANGUAGE FOR DESIGN, SIMULATION, AND IMPLEMENTATION OF DIGITAL SYSTEMS	... 1-21
1.1	Introduction	... 1
1.2	Step in Logic Design of System Level	... 3
1.3	Digital System Design Language	... 4
1.3.1	Declaration	... 4
1.4	Micro-operations-R.T.L. Language Description	... 7
1.4.1	Basic Register Transfer Operation	... 9
1.4.2	Arithmetic Operation	... 10
1.4.3	Logical Operations	... 12
1.4.4	Shift, Rotate, and Scale Operation	... 14
1.4.5	Memory and Conditional Operation	... 15
1.5	Sequencing and Statement	... 17
1.5.1	Design of a 2-Digit BCD ADDER	... 18
1.6	Limitations of R.T.L. Language	... 21
2-	SIMULATION OF DIGITAL SYSTEMS-DEVELOPMENT OF SUBROUTINE	... 22-42
2.1	Introduction	... 22
2.1.1	System Level	... 22
2.1.2	Register-Transfer Level	... 22
2.1.3	Goto or Logic Level	... 22
2.2	Steps used in the R.T.L. Simulation	... 23
2.3	Simulation of Digital System	... 24
2.3.1	Arithmetic Model Approach for Digital Simulation	... 24
2.3.2	Logic Model Approach for Digital Simulation	... 26
2.4	The Subroutine Development	... 28

Chapter	Page
2.4.1 Example-Subroutine Test Equal(A,C,B,D) ...	51
2.4.2 Subroutine DTOL (D,L,N) ...	53
2.4.3 Subroutine LOUA(N,B,A,L,N) ...	54
2.4.4 Subroutine COM(A,B,M) ...	55
2.4.5 Subroutine FILHEN(R,L,N) ...	56
2.4.6 Subroutine OTOL(D,L,N) ...	57
2.4.7 Subroutine Foloc(A,N) ...	59
2.4.8 Subroutine SR(A,D,N) ...	60
3- BASIC COMPUTER ARCHITECTURE (A HYPOTHETICAL LINC COMPUTER)	45-65
3.1 INTRODUCTION	49
3.1.1 Large Machine	49
3.1.2 Small Machine	49
3.1.3 Special Purpose System	49
3.2 Schematic Concept of a Digital Computer	44
3.3 Organization of LINC Computer	46
3.4 Instruction Set for LINC Computer	90
3.5 R.T.L. Description for the Instructions	53
3.5.1 Fetch Cycle	53
3.5.2 Execution Cycle	54
3.5.3 R.T.L. Flow Chart for the ADD Instruction	56
3.5.4 R.T.L. Flow Chart for Instruction ROR	56
3.6 Hardware Realization of R.T.L. Flow Chart of ADD Instruction	55
3.7 Simulation of LINC Computer	56
3.7.1 Arithmetic Model Approach	56
3.7.2 Logic Model Approach	60
4-ASSOCIATIVE MEMORY	66-77
4.1 Introduction	66
4.2 Modes of Operation	66
4.3 Example- LINC Computer	69
4.3.1 R.T.L. Flow Chart for the Associative Memory	69

Chapter	Page
4.3.2 Arithmetic Model Simulation for Associative Memory	... 71
4.3.3 Logic Model Simulation for Associative Memory	... 73
4.4 Hardware Realization of Associative-Memory	... 76
5- DIGITAL SIMULATION OF INTEL 8080 MICROPROCESSOR	... 78-114
5.1 Introduction	... 78
5.2 Architecture of INTEL 8080 MICROPROCESSOR	... 79
5.2.1.1 Register Array and Address Logic	... 79
5.2.1.2 Arithmetic and Logic Unit	... 80
5.2.1.3 Instruction Register and Control	... 80
5.2.1.4 3-State Data Bus Buffer	... 81
5.2.2 Pin Configuration of INTEL 8080	... 81
5.3 Simulation of INTEL 8080 MICROPROCESSOR	... 83
5.3.1 Fetch Cycle	... 83
5.3.2 Executive Cycle	... 86
5.4 Example of Simulation of Intel 8080 Instruction	... 106
CONCLUSION	... 114-115
REFERENCES	... 116
APPENDIX A	... 117

CHAPTER-1

R.G.L-A LANGUAGE FOR DESIGN, SIMULATION AND IMPLEMENTATION OF DIGITAL SYSTEMS

1.1 INTRODUCTION

A system which converts the discrete or continuous signal to its analogous electrical signal is known as digital system and can be represented by figure 1.1.

The digital system design is separated into three aspects: (1)

- 1) component design,
- ii) functional design, and
- iii) system design.

All such digital systems can be classified into two general categories:

- (a) combinational systems,
- (b) sequential systems.

1.1.1 Combinational Systems

If in a system the TRUE/FALSE values of the output signals depend only on the current TRUE/FALSE values of the input signals, and there is no feed-back from the output signals to the input signals then the system is known as combinational digital system. Figure 1.2, illustrates a combinational digital system.

In designing combinational digital system all input and output signals to and from the system are expressed in TRUE/FALOE




FIG 1.1 A GENERALIZED DIGITAL SYSTEM




FIG 1.2 COMBINATIONAL SYSTEM




FIG 1.3. GENERALIZED SEQUENTIAL SYSTEM

-2-

form and represented by Boolean variables through truth table. According to the digital system requirement Boolean logic expressions are formed. These expressions are minimized by using Karnaugh map technique (Dekk Minimization) or by Quine-McCluskey technique (computer aided minimization). The system is then constructed with suitable logical devices, such as AND, OR, NOT, NAND, NOR, gates.

1.1.2 Sequential System (S)

Sequential systems are characterized as having two properties:

1. There is atleast one feedback path from output of the system to the input of the system.
2. The system has a memory capability for holding past information, so that the previous input and output values can be used in determining the current output signals.

The generalized sequential system is shown in figure 1.3. During each present state, the values of the primary and secondary output variables are determined by the combinational operation upon the primary and secondary input variables. The computer aided sequential system design involves formulation of state diagram, state table, state minimization, state assignments, simplifications using Quine-McCluskey technique before circuit implementation.

The digital system design at systems level on the other hand involves interconnection of different sub-blocks (which themselves are sequential in nature) using state controller.

1.2 STEPS IN LOGIC DESIGN OF SYSTEM LEVEL

The logic system design involves the following steps at system level.^(0,1)

- i) An algorithm is obtained from the given requirement so that the different subtasks may be performed in a logical sequence to arrive at the final result.
- ii) From the algorithm, determine the number of registers needed and their capacities. Also find the flow of information between registers and the logical operations to be performed on the information.
- iii) Break-up the algorithm into a sequence of micro-operations. Identify operations which could be carried out simultaneously and those which are to be sequential.
- iv) Synthesise counter decoder circuit to generate the timing signals which control the identified micro-operations.
- v) Using the control timing signals and the identified logic operations, complete the logic design.

Algorithm is a sequence of micro-operations. If well defined notations are used then this can be presented in a simplified way. These notations are called 'Digital System Design Language'.

1.9 DIGITAL SYSTEM DESIGN LANGUAGE

The digital system design language has facilities to specify registers and describe logical operations and information transfer between registers in a digital system. The three major sections of this language are

- a) Declaration,
- b) Micro-operations, and
- c) Sequencing.

1.9.1 Declaration

The declaration describe the hardware blocks used, such as registers, counters, decoders, flip-flop, code-code converter used in the given logical system. Declaration is nothing but a list of components used along with bit descriptions and its use. (1,2,3)

A register 'X' of 20 bits is represented by the following declaration:

'DECL' RLG,X(0-9)

The ten bits of register X are referred to as 0,1,2,...9, counted from right to left (X_0 being LSD and X_9 being MSD)

(a) RLG, A(0-15),B(1-3), C(0-31)

It declares that there are three registers named, A, B, and C. A is a 16 bit register referred to 0,1,2,...15; B is a 3-bit register referred to as 1,2, and 3, from right to left. C is a 32-bit register referred to as 0,1,2,3,...31

Table 1.1 Declaration Statement

S.No.	Declaration type	Meaning
(a)	REG,A(-3),B(0-5)	Two registers A and B. A is a 4-bit register referred to as 0,1,2, and 3 and B is 6-bit register referred to as 0,1,...,5 from left to right
(b)	FLIP-FLOP, C,F.	C and F are two flip-flops.
(c)	SLICE, M	Standard length of register is 10-bit
(d)	SDREG, ADDR(1-6)-1(10-15)	Sub-register, new name I is given to the register ADDR to the selected bit sequence.
(e)	COMREG, Z(0-31)~A(0-15), D(0-15)	Registers. 0-15 bits of Z register are identical to 0-15 bits of A register and 16-31 bits of Z register are identical to 0-15 of register
(f)	Decoder, D _o T(1-2)	2-bits of the Z register form the inputs to the decoder and the 4-cuts are labelled as D(0), D(1) D(2) and D(3), indicating the four combinations 00,01,10 and 11 of the bits of Z.
(g)	C , P	P is a clock generating pulses at a pre-determined rate.
(h)	Memory, M(L,N)	Memory unit having L words with each word having N bits.
(i)	LIGHT,P,A(1-3)	
(j)	SWITCH,C,RS(1-3)	Two switches C and RS switch C has one position and switch RS has 3 positions

Table 1.1 c continued

S.No.	Description Type	Designing
(ii) $\Sigma, P(10-0), (27.5 D-6)$ [2]	P and Q are two clocks. P with a one nsec. and Q with 27.5 nanosec. period and two phases : (1) and Q(2).	
(1) DI, D1(10G-9)	Delay of 10 nano-sec is introduced by clock D1.	
(n) E0, D(4)=3VC	Boolean operation or Logical 'OR' operation between register D and C and the result is stored in D(4) register.	
(n) 8255P, 817400(0(4), I(6:2))	Eight inputs and four outputs block, might be a quad 2-input H AND package.	
(o) DATA, A, D, C 001 11 1010	A has C01 as data, B has 11 as data and C as 1010 as data	




FIG. 1.4 6-BIT BINARY ADDER




FIG. 1.5 MICRO-OPERATION $A_1 \leftarrow B_1$

from right to left.

Many types of declarations are given in the table 1.1, given on the coming page.

Example

Declarations for the 6-bit binary adder.

DECLARATIONS

```
SLRIC, 6
REG, A,B
ELPFL, C,
D15A, A,B.
EL, FULL ADDER
```

Giving A and B are registers of 6-bit and C is a flip-flop. D15A is taken from registers A and B.

1.4 MCRO-OPERATIONS-R.T.L. LANGUAGE DESCRIPTION

Micro-operations are statements that give the inter-connections and interactions of facilities and one or all of the (condition) conditions under which these connections are to be made and actions are to be performed. (1,9,8,4)

These are best described by register transfer logic (R.T.L.)

This language is similar to most of other programming languages. The R.T.L. level is a generalization of the switching circuit level.

It is a language for describing the information flow and processing between registers. The data flow and control operate in discrete steps. The elements are combined according to some

rule and then stored into another register.

The rules of transformation are:

- (i) The contents of the register will be denoted by one or more letters with the first always being in upper case.
- (ii) Parallel (not serial) transfer will occur between registers, i.e. all bits will be transferred at the same time.
- (iii) The bits of each register are numbered from right to left with the least significant bit (L.S.B) labelled as zero.
- (iv) The structural elements are arrays of identical sub-systems belonging to switching level; (i.e. registers are made of flip-flop and gates driven by clocks).

Host R.T.L. include declaration statements for specifying the existence of basic elements, indicating their type and dimension, and associating a name with each element or collection of elements same as discussed earlier.

For example: Memory elements are commonly abstracted to basic type of memory or register. Then a statement such as
 MEM, H(6,16)

declares the existence of 96 binary memory elements organised into a 2-dimensional array known as H, with 16 bit word length indexed from 0 to 9.

Micro-operations declare the existence of connecting and combining logic circuits more or less implicitly depends upon the R.T.L. Five types of micro-operations are :

- (1) Basic Register-Transfer operations,

Table 1.2 Basic Register-Transfer Operations

S.No.	OPERATION	MEANING	EXAMPLES CONTENTS OF REGISTER		REMARKS
			BEFORE	AFTER	
1.	$A \leftarrow B$	The content of register B are transferred to register A	$A = 1101; B = 0110;$	$A = 0110; B = 0110$	The contents of register B remain same.
2.	$A_2 \leftarrow B_3$	Transfer the bit 3 of register B to bit 2 of register A	$A = 0011; B = 1111$	$A = 0111; B = 1111$	
3.	$A_2 \leftarrow A_3$	Transfer bit 3 register A to bit 2 register A	$A = 0101$	$A = 0001$	
4.	$A_{1-3} \leftarrow B_{1-3}$	Transfer bits 1 through 3 from register B to A	$A = 0011; B = 1100$	$A = 1101; B = 1100$	The bits 1-3 of register A has the value 1-3 of register B and the register B remains unchanged.
5.	$A_{1,3} \leftarrow B_{1,3}$	Transfer bits 1 and 3 of register B to 1 and 3 of register A	$A = 1111; B = 0010$	$A = 0110; B = 0010$	
6.	$A \leftarrow BACE$	Transfer the group of bits called E from BAC register to register A with right justification	$A = 0100; B = 1011$	$A = 0101; B = 1011$	The group E is defined, the contents of this group is shifted register A and the register B remain unchanged




FIG 1.6 LOGICAL DIAGRAM $A_1 \leftarrow A_0$




FIG 1.7 LOGICAL DIAGRAM FOR PARALLEL ADDITION
 $A \leftarrow B + C$

- (2) Arithmetic-operations,
- (3) Logical operations,
- (4) The Shift, Rotate and Scale Operations
- (5) Memory and conditional operations.

1.4.1 Basic Register-Transfer Operation

This operation shows the transfer of bits of one register to the other place.

A has value 1011

B has value 1101

The operation $A_1 \leftarrow B_1$ states that transfer bit 1 of register B to bit 1 of register A. The content of register B remains unchanged after operation.

The operational statements such as $A_1 \leftarrow B_1$ or $A \leftarrow B$ (Data Transfer from Register B to Register A with content of B remaining unchanged) is called a PRODUCTION. Many productions involving Data Register Transfer operations are given in Table 1.2 coming on the next page.

After operation A has value 1001 while B has value 1101.

If R.P.L. micro-operation is known, its hardware implementation can be done with logic.

For example: The micro-operation $A_1 \leftarrow A_0$ can be implemented as shown in Figure 1.6.

1.4.2 Arithmetic Operations

Adders, subtractors and number complement operations are very common to digital systems. Another number is 2's

Table 2.3 Asymmetric Connections

Series	Constitutive Equations	Material Properties	Geometric Properties
2*	$\Delta \rightarrow 0$ clear register A	$E = 2100$ N/mm ²	Section A has 10 mm height and 10 mm width.
2*	$\Delta \rightarrow \text{Def}$ Semi-rigid joint	$E = 2100$ N/mm ²	Section A has 10 mm height and 10 mm width.
3*	$\Delta \rightarrow \text{Def}$	$E = 2100$ N/mm ²	Section A has 10 mm height and 10 mm width.
4*	$\Delta \rightarrow \text{Def}$	$E = 2100$ N/mm ²	Section A has 10 mm height and 10 mm width.
5*	$\Delta \rightarrow \text{Def}$	$E = 2100$ N/mm ²	Section A has 10 mm height and 10 mm width.

complement or 2's complement, arithmetic can be made with the assumption that arithmetic operators obtain n-bit result for n-bit operands while the relation operators give a single bit result. These operators usually can not be simulated or taken to imply circuitry.

For example $A \leftarrow 0$

states that the register A is cleared i.e. all bits of A are replaced by zero. Some common types of Arithmetic operations are given in Table 1.9.

The implementation for the parallel addition of 2-operands D and C can be done as shown in Figure 1.7. The result is stored in register A and the micro-operation is $A \leftarrow D+C$.

1.4.9 Logical Operations

Logical operations are very common part of digital system operation. Operators AND, OR, and NOT are well known operations. If two operands of dimension n are given, they perform operation on bit-by-bit basis and gives results in n-dimension. One of the operands has unit dimension, its extension to n-dimension is implied and a result of n-dimension is formed.

The following logical operations are valid for RTL.

Table 1.4 Logical Operations

S.No.	OPERATION	NAME	FORMAT OF INSTRUCTION	REGISTERS	REGISTERS	FORMAT OF INSTRUCTION	REGISTERS
1.	$A \leftarrow B \vee C$	The OR operation on the corresponding bits of B with C is to register A who AND combination of the corresponding bits of B with those of C	A=0100 B=1010 C=1000	A=0100 B=1001 C=1000	A=0100 B=1001 C=1000	A=0110 B=0000 C=0011	A=1001 B=1101 C=0111
2.	$A \leftarrow B \wedge C$	Transfer to register A who AND combination of the corresponding bits of B with those of C	A=0111 B=1001 C=1100	A=1100 B=0001 C=1111	A=1100 B=0001 C=1111	A=1110 B=0000 C=1100	A=1001 B=1101 C=0111
3.	$A \leftarrow B \wedge C_1$	Transfer to register A who AND combination of the corresponding bits of B with those of C	A=1100 B=0001 C=1111	A=1100 B=0001 C=1111	A=1100 B=0001 C=1111	A=1110 B=0000 C=1100	A=1001 B=1101 C=0111
4.	$A \leftarrow B \wedge C_2$	Transfer to register A who AND combination of the corresponding bits of B with those of C	A=1100 B=0001 C=1111	A=1100 B=0001 C=1111	A=1100 B=0001 C=1111	A=1110 B=0000 C=1100	A=1001 B=1101 C=0111
5.	$A \leftarrow B \wedge C_2$	Transfer to register A who AND combination of the corresponding bits of B with those of C	A=1100 B=0001 C=1111	A=1100 B=0001 C=1111	A=1100 B=0001 C=1111	A=1110 B=0000 C=1100	A=1001 B=1101 C=0111
6.	$A \leftarrow \bar{A}$	Complement the individual bits of A	A=1010	A=1101	A=1101	A=0110	A=1001 B=1101 C=0111
							All bits of register A are unaltered.
							On odd value 2nd bit of register C is set by the one half of total bits of register D. B and C remain unchanged.
							All bits of register A has value on the 1st bit of register 2nd bit of register C




FIG 1.8 LOGICAL DIAGRAM FOR $A_1 \leftarrow B_1 \wedge C_2$

1. A → SIA
Sight reflector A stage A = 1012 A = 0102 The L.S.D. to focus
by one half
2. A → SIA
Sight reflector A stage B = 1012 A = 0102 The L.S.D. to focus
by one half
3. A → SIA
Sight reflector A stage C = 1012 A = 0102 The L.S.D. to focus
by one half
4. A → SIA
Note the reflection by I-plane
right by I-plane
5. A → SIA
Note the reflection A stage A = 1012 The L.S.D. to focus
by one half
6. A → SIA
Note the reflection A stage B = 1012 The L.S.D. to focus
by one half
7. A → SIA
Scale reading on A stage
by 2 times
Note the reflection A stage
by 2 times
Note the reflection A stage C = 1012 The L.S.D. to focus
by one half
8. A → SIA
The cone focused A stage A = 1012 A = 0102 The L.S.D. to focus
by one half
9. A → SIA
The cone focused A stage B = 1012 A = 0102 The L.S.D. to focus
by one half
10. A → SIA
The cone focused A stage C = 1012 A = 0102 The L.S.D. to focus
by one half
11. SIA → A
Focus cone A = 1012 The cone focused A stage A = 1012 A = 0102 The L.S.D. to focus
by one half
12. SIA → A
Focus cone A = 1012 The cone focused A stage B = 1012 A = 0102 The L.S.D. to focus
by one half
13. SIA → A
Focus cone A = 1012 The cone focused A stage C = 1012 A = 0102 The L.S.D. to focus
by one half
14. SIA → A
Focus cone A = 1012 The cone focused A stage A = 1012 A = 0102 The L.S.D. to focus
by one half

Photo 2.9. Photo 2.9 shows the cone focused at the same time.

S.No.	Operation	Mounting	Blockout	Blockout	Blockout	Blockout
1	Mounting	Blockout	Blockout	Blockout	Blockout	Blockout




FIG. 1.9 LOGICAL DIAGRAM FOR $A \leftarrow SLA$

1.4.4 Shift, Rotate, and Scale Operation

Shift, rotate operations of various registers are very important micro-operations of digital system through which certain major arithmetic operations (like multiply, divide) can be performed. Shift operations are register transfer operator. Counting is special case of addition and subtraction.

rr = rotate right

rl = rotate left

sl = shift left

sr = shift right

sc = scale.

The implementation of the shift operation $A \leftarrow SLA$ is shown in Fig. 1.9.

1.4.5 Memory and Conditional Operation

This operation gives how memory communicate under different conditions. The condition statement 'control' the information processing. These are used to select actions under a condition generated by a test network then network is described by boolean expression.

For example: $IF(A \geq 0) B \leftarrow 0, C \leftarrow 0$, is a conditional statement, states that registers B and C are cleared if the contents of register A is greater than zero or equal to zero.

The common types of productions under this group are listed in table 1.6.




FIG 1.10 , RTL TRANSFER DIAGRAM




FIG 1.11 LOGICAL DIAGRAM FOR THE ABOVE RTL DIAGRAM

Table 1.6 Memory and Conditional Operations

S.No.	Operation	Meaning	Second Address	Result
		of Register A	Before	After
1.	$A \leftarrow n(100)$	Load register A from content of memory loc. often written as $n(100) \leftarrow A$	A=1000	The register A do not care and content of $n(100)$ unchanged.
2.	$H(200) \leftarrow A$	Load the content of register A into memory loc. often written as $A \leftarrow H(200)$	A=4250	The content of register A unchanged.
3.	$RE(nm)$	Reset operation	---	---
4.	$LD(100)$	Data transfer operation	---	---
5.	$IN(A_3=1)B \leftarrow 0$	If bit 3 of register A is one, then clear register B.	A=0110 B=0000	If A = 0 then B will retain unchanged else B = 0 if B is 1 then C=111 else C=0
6.	$IN(A_3=0,B=0,1)$	IF A is cleared, and B is zero, then C is 1 else C is 0	A=0000 B=1111 C=0000	Whoever who value of C is 1 is unchangeable
7.	$IF(D_1=1 OR C_0=0, AND D_0)$	IF bit 1 of D is 1 or C is zero and D is 0 then set bits 1 of C	D=0000 A=0110 B=1020 C=0000 D=0000	Set bits 1 of C




FIG 1.12 RTL PROGRAM FOR THE DATA STORAGE AND COMPARISION




FIG 1.13 STATE DIAGRAM




FIG 1.14 SCHEMATIC DIAGRAM OF STATE GENERATOR

The implementation of the conditional operation
 $IF(A=0) D_2 \leftarrow 1$ ELSE $D \leftarrow 0$ is as shown below.

2.9 PROGRAMMING AND SEQUENCING

The micro-operations are time sequenced by the control signals. Operations performed on a set of operands form a statement.

$CPO \leftarrow M(ADDR), P \leftarrow P+1$

states that contents of $M(ADDR)$ replaces CPO and clock is connected up simultaneously.

A sequence of statements will be numbered and each of them will be executed according to a three sequence.

This can be illustrated by the following example.

Let the two numbers are read from data source serially and then compared for equality. The result is stored in the serial unit. The process is repeated for new data and so on.

The PDL program is written for the storage and equality of data. One number is written into register A from data source D and the other number in register B. Then number is checked for equality in the comparator and the process is repeated with new data as long as the start level S is TRUE.

Here T_0 through T_3 states occur in sequence and then the circuit returns to state T_0 . Figure 2.19 gives the state diagram.




FIG 1.15 SYSTEM BLOCK DIAGRAM.

The R.T.L. program for the problem being known (fig.1.12) its hardware realization can be given as shown in fig.1.19.

When S is zero, state generator will have $T_0=0$, $T_1=0$, $T_2=0$ and $T_3=0$ outputs, and this time $R=0$ and registers A and B are disabled when state generator has output 0010 then register A is enabled and data is transferred to register A, B will remain disabled. When state-generator has output 0100, B is enabled and data is transferred to register B. When state-generator has output 1000 comparison operation is performed. If $A=B$ then $R=1$, otherwise $R=0$; The same procedure will go on repeating with the new data and will continue till $S = 1$ and B has data.

Design of A 2-Digit BCD ADDER

Consider the following example for further details. The function of an adder is to produce the sum S of addend A and augend B considering the Carry C which may have been produced by the next lower decade. The adder generate a Carry C to the next higher decade.

The problem states that an adder is to design which adds two digit unsigned numbers stored in 8421 code. Storing each digit requires one 4-bit register and result may have 3 digits. The RTL program for the design of 2 digit BCD adder is shown in figure 1.15. The addend and augend digits are read into register X and Y respectively. The addition operation is done in 1 digit BCD adder. Result is stored in register Z. The process is repeated till start level S remains TRUE.




FIG. 1.15. RTL PROGRAM FOR 2-DIGIT BCD ADDER

The states T2 to T4 occurs in sequence and in the state T5 the result in BCD code is obtained. The figure 1.16 shows the block diagram for the circuit that realizes the RCL program of figure 1.19. The figure illustrates how addition operation is performed. The declaration statements used in the program are given below.

```
'DECL' CLRREG, 4
      REG, A1,A2,D1,B2,C1,C2,C3
      FLIPFL, K,AS
      CONIREG, A=A1,A2, D=D1,B2, C=C1,C2,C3,
      CK = C2(4).C1,
```

The RCL program representing a one digit BCD adder CK= A1(ADD)B1 can be realized using Fortran logical statements. The following program represents 1-digit BCD adder:

```
C C      ONE DIGIT BCD ADDER X(4),R
C ----- A1=Augend, D1=Addend, X=ADDITION VALUE
C ----- K=CARRY BIT, N=NO.OF BIT/CURRENT REGISTER, CC=RESULT REGISTER
C ----- LOGICAL N, A1(4),D1(4),X(4),CK(5).
C ----- K=.FALSE., CALL TADD(A1,D1,CC,N,I)
      IF((CC1.AND.CC2).OR.(CC1.AND CC3).OR.K) GO TO 50
      CALL EQ(CC,C,N)
50   --- CALL T ADD (CC,X,CK,K,I)
      RETURN
      END
```

The hardware realization for a 1-digit BCD adder for the above program is given in figure 1.17. This shows how a 1-Digit BCD adder do operations.

On the similar basis other systems can be designed and the usefulness of RTL language can be seen. Based on a properly predefined set of RTL primitives (or modules) the complete





FIG 1.16 BLOCK DIAGRAM OF A 2-DIGIT BCD ADDER.




FIG. 1.17 SINGLE DIGIT BCD FULL ADDER

description of a logic system can be given in a very concise manner.

The benefits of the above approach provide a unique specification, a means of validation of the design and the element required for documenting and manufacturing the system.

The advantages of RTL can be summarized as follows:

- (i) The ability to verify archi-integrity of a design.
- (ii) It acts as a common specification language between hardware and software designers.
- (iii) Simulation of the declared design in a digital computer to validate a concept while providing for a performance baseline as the source of data to debug hardware.
- (iv) Minimum cost printed circuit board layout and manufacture.
- (v) The grouping of RSL statement gives coding in states similar to the redundant states.
- (vi) A direct conversion from RTL to assembly language, machine language and a direct conversion from RTL to hardware implementation.
- (vii) A direct conversion from RTL program to FORTRAN IV programme for digital simulation on a digital computer.

1.6 LIMITATIONS OF R.S.L.

Although the register transfer level is a perfectly valid level of design, it has not been fully defined and understood due to some limitations. For example hardware constraints (such as environment) or the size of electronic system. Construction and the environment at the time of operation of the system. Some limitations are also imposed due to some practical rules. For example, conventional, single, unified memory only allows one location to be operated on at a time so the R.S.L. production like $R(C) \leftarrow A; D \leftarrow R(D)$ or $R(D) \leftarrow R(A)$; is not a valid R.S.L. production. More than two operands can not be added simultaneously. Multiplication and division is not an R.S.L. defined for R.S.L. Simultaneous no register existence $A \leftarrow B; B \leftarrow A$ is not valid since memory can not be read and written simultaneously even if the same address is employed.

In addition to these above general limitations there are some specific limitations for digital computers such as memory can not be read directly into two different buffer registers because in a digital computer only one buffer is assumed to exist. ($RD \leftarrow R(IA) T = 0$)
 $(RC \leftarrow R(IA) T = 1)$

$RA \leftarrow RAM$ is also invalid R.S.L production.

$R(IA) \leftarrow A$ data paths do not exist for those
 $PC \leftarrow A$ separate productions.

When R.S.L flow charts are developed those above limitations must be taken into considerations, otherwise it will not give the correct/desired output.

CHAPTER -2

SIMULATION OF DIGITAL SYSTEMS USING SIMULINK

2.1 INTRODUCTION

Simulation is a process where by it is possible to model either mathematically or functionally the behaviour of a real system, experiments can then be conducted on the model and reflected back to the actual system.

The three levels of digital simulation are

1. System Level;
2. Register Transfer Level;
3. Gate or Logic Level

2.1.1 SYSTEM LEVEL

System level simulation of digital system consists of the concept of using high-level general purpose simulation languages.

2.1.2 REGISTER-TRANSFER LEVEL

At the register transfer level microprograms are obtained using R.R.L. flowcharts.

2.1.3 GATE OR LOGIC LEVEL

At the gate/logic level the actual logic gates or modules and their interconnections are functionally modelled in the computer. Each signal has to restricted to binary

volume , and time is usually quantified to some proportionate design.

Regulator-transistor level simulation is generally useful in evaluating and optimizing the architectural design of a digital system, rather than in uncovering races, hazards, illegal states and other critical timing considerations.

2.2 SPEED UP IN THE P.T.L. SIMULATION

The following steps are used in the simulation of a digital system:

- (1) Establish a reasonable internal procedure that reflects the implementation this P.T.L. description will achieve,
- (2) Establish a convenient and economical method of data input and output,
- (3) provide facilities to control (initialise, start and stop) and monitor the model,
- (4) Precise an efficient simulation structure.

The major use of simulation in digital system design is to verify and check design, both at system level and logic-gate level prior to actual manufacture. New computer designs, algorithm and concepts can be tested before hardware implementation.

Table 2.1 gives some Arithmetic equivalents for productions.

Table 2.1 Arithmetic to Pseudo Equivalent
for N.F.L. Statements

S.No.	R.T.L.PROD.	PSEUDO EQUIVALENT	Remarks
1.	$A \leftarrow B$	$A = B$	
2.	$A_2 \leftarrow B_3$	$A(2) \leftarrow B(3)$	A and B are arrays
3.	$A \leftarrow 0$	$A = 0$	
4.	$A \leftarrow D+C$	$A = D+C$	
5.	$A \leftarrow A+1$	$A = A+1$	
6.	$A \leftarrow -A$	$A = -A$	
7.	$A \leftarrow I(D)$	$A = I(D)$	
8.	$I(D) \leftarrow A$	$I(D) = A$	$I(D) =$ contents/memory location $a(D)$ to an array
9.	$T \leftarrow 6$	$CD \gg 6$	
10.	$IF(A \geq 1)B \leftarrow 0$	$IF(A \geq 1) B=0$	

2.3 SIMULATION OF DIGITAL SYSTEM

The R.R.L. flow chart of the given logical system can be translated into digital computer simulation programs using two different approaches, viz.,

- (1) Arithmetic Model,
- (2) Logical Model.

2.3.1 Arithmetic Model Approach for Digital Simulation

This approach uses only FORTRAN IV arithmetic statements to represent R.R.L. production in the R.R.L. flow chart of a given logic system. The data are represented in the decimal digits in INTEGER mode and not by TRUE-FALSE mode (binary number representation). A R.R.L. production $A \leftarrow B$ is represented by an equivalent arithmetic statement $A = B$ in the corresponding arithmetic model. A conditional operation R.R.L. production like $\text{IF}(A < 1) D = 0 \text{ ELSE } D = 1$ is realized by the following arithmetic statements

$\text{IF}(A < 1, 0, 1) D = 0, 0$

$D = 1, 0$

Arithmetic Model

It is to be noted that there is no arithmetic model equivalent statement for logical, shift, Roate and scale, R.R.L. productions.

Arithmetic model achieves conclusions. It sacrifices many hardware details to achieve this conclusion. If one is





FIG. 2.1. BLOCK DIAGRAM FOR A 12-BIT FULL ADDER



C C ARITHMATIC MODEL SIMULATION

OF 12 BIT ADDER

READ (5,10) A,B.

$$A = A + B$$

WRITE (6,10) A,B

STOP

10 FORMAT (2 I4)

END

Fig. 2.2. RTL FLOW CHART

FIG 2.3 ARITHMATIC MODEL PROGRAM

willing to sacrifice bit-by-bit details in order to simulate a complicated logic system. So the programmer can simulate the logic system by relatively short programs compared to logic model approach. The memory requirements are very much less as well as computer time utilised for running an arithmetic model simulation program. Arithmetic model operates necessarily on decimal numbers. In contrast many computers operate on octal systems or hexadecimal systems. Thus when computer architecture programs (refer Chapter 4) are written to check machine language programs, the above properties of arithmetic model are to be correctly interpreted. Thus when properly used, the arithmetic model can produce very helpful and concise simulation programs.

As an example of arithmetic model simulation consider a full adder (total 16-bit, full adder). A concise R.P.L. flow chart is written in Fig. 2.2. The arithmetic model program will be as shown in Figure 2.3.

It is to be noted that the arithmetic model statement $A \oplus B$ is necessarily decimal in nature. Therefore A and B should be decimal equivalents of bits in the register A and B (taking care of sign bit).

2.3.2 Logic Model Approach for Digital Simulation

This approach uses FORTRAN IV logical statements to represent R.P.L. productions in the R.P.L. flow chart of a given logic system. Binary number representation is used for the data representation. An R.P.L. production $D \leftarrow A$

is represented by an equivalent logic statement (subroutine) $\text{CALL } \text{NOT}(A, B, U)$ in the corresponding logic nodal. The R.S.L. production shows that A and B are n-bit registers. All the n-bits of register A are complemented (inverted) corresponding to its original value and the result is stored in register B.

It is to be noted that bit-by-bit operation is performed by the corresponding logical nodal. Its arithmetic equivalent statement is given by $B = \neg A$.

A conditional operation R.S.L. production R.S.L. production like $\text{IF}(A \neq B) D \leftarrow 1 \text{ ELSE } D \leftarrow 0$ is realized by the following two logic statements if A and B are single bit variables.

$\text{IP}(A)D \leftarrow *STATE$.

$B \leftarrow *PLACE$.

If A and B are n-bit registers and C is a single bit register, then R.S.L. production $\text{IF}(A \neq B)C \leftarrow 1$ will be simulated by a corresponding subroutine call statement

$\text{CALL } \text{CONDIF}(A, B, C, U)$

Table 2.2 shows the correspondence between for statements in R.S.L. and logic nodal. The R.S.L. productions for shift, rotate are also discussed in this.

The logic simulation approach is not concise, bit-by-bit detailed operations are performed. It requires large memory and large computer running time for a given logic

DECLARATION : SL REG , 12
 REG , A, B, 5
 FLPLF , C
 EL, SINGLE BIT FULL ADDER

FIG 2.4. DECLARATION STATEMENT FOR 12BIT FULL ADDER




FIG 2.5. R.T.L FLOW CHART FOR FULL ADDER

systems. Logical model necessarily operates on binary number (TRUE-FALSE, 1-0-0) in contrast with any form of input.

As an example of logical model simulation, consider a full adder (N=12 bit) as shown in figure 2.1 in the arithmetic model simulation approach. The declarations and R.F.L. flow chart are shown in figure 2.4 and figure 2.5 respectively.

For the above R.F.L. flow graph a logical model simulation program is developed as shown in figure 2.6.

**C C LOGICAL MODEL SIMULATION OF SERIAL ADDER
LOGICAL X A(12), D(12), S(12),C,P,E,D**

20 READ(S,20, MID=200)A,B
WRITE (6,29)A,B

C ----- INITIALIZATION UP TO STATEMENT NUMBER: 30

(1) C=.FALSE.

I=1

30 CALL FALSE (S,12)

C ----- SIMULATION OF SERIAL BIT FULL ADDER

C UP TO S2,E0,40

(2) P = .NOT.A(12)

C = .NOT.D(12)

D = .NOT.C

S(1) = (P.AND.Q.AND.C).OR.(P.AND.D(12).AND.D)

1 .OR.(A(12).AND.Q.AND.D).OR.(A(12).AND.

2 D(12).AND.C)

40 C=(A(12).AND.D.C).OR.(A(12).AND.B(12)).OR.
2 (B(12).AND.C)

**C ----- END STATEMENT AS S2. ALL BITS ARE
ADDED IN S2.E0,50**

50 IF(I.E.,12) GO TO 6

```

3 ----- CALL SR (A,A,12)
      CALL SR(B,B,12)
      CALL SR(C,C,12)
      I=I+1
      GOTO 30

(4)----- WRITE(6,60)C,E
      GOTO 30

200 ----- STOP
      FORMAT(12L2/12L2)
      FORMAT(20X,'A=' , 12L2/20X,'B=' , 12L2)
      FORMAT(20X,'C=' , 12L2/20X,'E=' , 12L2)
      END
      SUBROUTINE SR(A,B,I)
      LOGICAL ALK(I)
      DO 1 I=1,I
      1    ALK(I)=.FALSE.

5 ----- A(I)=.FALSE.
      RETURN
      END

      SUBROUTINE LR(A,B,I)
      LOGICAL ALK(I),BL(I)
      K=N-I
      DO 2 I=1,I
      2    ALK(I)=BL(K-I)
      BL(K-I)=.FALSE.

5 ----- B(N-I+1)=A(N-I)
      B(1)=.FALSE.
      RETURN
      END

```

Figure 2.6 LOGICAL MODEL SIMULATION PROGRAM

The following facts should be observed for the program written in figure 2.6.

- (1) The simulation of a 12 bit, 2's complement serial adder employs FORTRAN LOGIC statements as given in FIG.2.6

- (2) It is to be noted from the program that it has one-to-one correspondence with the R.E.L. flow chart shown in figure 2.5.
- (3) The calculation program is divided into four sections as shown in figure 2.6, corresponding to four different states of state controller in R.E.L. flow chart.
- (4) The circled number in the calculation program corresponds to the states in the R.E.L. flow graph. The initialisation during state 1 in R.E.L. flow chart (Fig.2) are translated into three successive statements starting from statement No.1 in Fig.2.6.
- (5) The single bit full adder simulation (State 2 of R.E.L.) is found in the successive statements starting from (2) upto statement number 40, where the Boolean expressions for the sum, S, and carry, C outputs are realised. The logical decision is made in statement number 50, during state $S = 2$.
- (6) All the R.E.L. productions during state 2-3 are translated into logical model simulation statement starting from statement No.3 upto and excluding statement No.4.
- (7) The adder outputs are printed in the load/search section of the program, when-ever R.E.L. flow chart gets to FALSE state.

(6) It is clear from the simulation program that bit-by-bit operation is performed by the logical system. And it also indicates the type of logical system, for example, here this shows that it is a serial adder.

2.4 SUBROUTINE PROGRAM

It is advantageous to split a large computer program into number of small subprograms, each subprogram performing a well defined subset of the total task. This has many advantages.

Each subprogram can be separately programmed, tested and then interconnected. A subroutine may be called by a main program several times and in turn a subroutine may call other subroutines.

It should be observed that between the caller and the called program two kinds of transfer, control transfer and information transfer should take place.

2.4.1 Examples: Considering the above conditions the subroutines for different number of operations have been developed.

For example: The R.S.L. production

$B' (A \oplus C) B \leftarrow 1 \text{ if } C D \leftarrow 0$ is very popular for many digital systems design. The simulation of this R.S.L. production can be realized either by arithmetic model or by logical model. The arithmetic model for the R.S.L. production is realized by the following two arithmetic equivalent statements, where A,C and B are decimal integer numbers.

**IF(A.B1.C)D=A.D
D = 0.D**

In the logical nodal realization the PCL production test the algorithm for DUAL routine steps used in DUAL operation are given below:

(1) Get the Boolean equation from the following algorithm

Boolean equation

$$\begin{aligned} B &= AC \cdot \overline{AB} && \dots (1) \\ B &= (\overline{AC} + \overline{BC}) && \dots (2) \end{aligned}$$

Input		Output
A	C	B
0	0	1
0	1	0
1	0	0
1	1	1

(2) Find the complement of A and C registers according to equation for (1)

- (3) Find the 'AND' cd value of A with C and \overline{A} with \overline{C}
- (4) Find the 'OR' cd value according to equation (1).
- (5) TEST for zero by complementing the equation (1).

IF(.EQZ.D) A # C ELSE A = C

the subroutine for 8132 DUAL is given below.

```

SUBROUTINE TEST B1 AL (A,C,D,B)
C      A IS N-BIT LONG; C IS N BIT LONG REGISTER
C      D IS SINGLE BIT REGISTER
C      B = NO. OF BITS
C      SUB = IF A#C, SINGLE DISReg
C      COMMON D(900),E(500)
      LOGICAL B1,A(1),C(1),D,B,E
      CALL OUT (A,D,B)
      CALL OUT (C,E,B)

```

```

CALL AND (D,E,E,N)
CALL AND (A,C,D,N)
CALL OR (D,E,D,N)
CALL COM(D,D,N)
CALL TESTE(D,B,N)
RETURN
END

```

In the digital system conversion from one radix to other is popular operation. For example conversion from Decimal to 2 is the primary operation in a digital computer. The item for conversions has been discussed below.

If D = Decimal number, L = Logical number

Divide D by 2. Let DM1 be the quotient and DR the remainder.

Replace L by DR attached to the left of L

If DM1 = 0 go to halt state, Else continue

Set D = DM1

Go to step 2.

L is binary equivalent of D

Stop

A subroutine for this is as follows:

```

SUBROUTINE DTOL (D,L,N)
D=DECIMAL; L=LOGICAL; P;
N=BITS/L; DXT 1 = SIGN
INTEGER D,DM1,DR
LOGICAL K 1 L(N)
CHECK FOR NEGATIVE
J = 0
IF(D,GE,0) GO TO 10
D=-D
J=1

```

C ----- CONVERSION FROPER

```

20 CALL FALSE (L,D)
DO 20 I=1,N
  XI = N-I+1
  D11=D/2
  DI1 = D-2*D11
  D = +DI1
  IF(DI1,DI2,0) GO 20 20
  L(XI) = +DI1
  IF (DI1,DI2,0) GO 20 40
20 CONTINUE
40 IF(J,NE,2) GO 20 25
  CALL ZCON1 (L,D)
15 RETURN
END

```

2.4.2 The R,T,L production $RD \leftarrow M(IA)$, is very popular in computer, which states that the memory buffer register, MB, is loaded with the contents of memory location whose address is given by IA.

The next arithmetic statement is $MBA(IA)$, if suppose $M(IA)=110$ then $MB=110$ whatever its previous value is immaterial. For performing this operation the LOBA(R,IA,MB,L,D) routine is developed, stating that the contents of memory location whose address is given by R-bit register IA, is loaded into R-bit register MB. The contents of location IA remains unchanged. L is thoughts per memory.

Steps used in developing the routine are:

- (1) Conversion of location from logical to decimal is performed.
- (2) The contents of that memory location from bit 1 to N is transferred to register R0.

The subroutine for the above R.R.L. production is given below:

```

SUBROUTINE LOAD (N,D,A,L,I)
C      N: WORDS, D: LOCATION B IS LOADED IN REGISTER A
C      L = WORDS/MEM.D = BITS/WORD
      LOGICAL A(I), D(I), I(L,D)
      CALL LOAD (D,J,I)
      DO10 I = 1,N
10      D(J,I) = A(I)
      RETURN
      END

```

2.4.4 The R.R.L. statement ($A \leftarrow \bar{A}$) is very common operation in many digital systems. The contents of accumulator A is complemented. For this the subroutine COMPLEMENT is developed.

SUBROUTINE COMPLEMENT (A,B,I) has a meaning that A is an N-bit value register, and its complement is also N-bit long and is stored in the register B. The subroutine for this is given below:

```

SUBROUTINE COMP (A,B,I)
C      B=A', N = BITS, A IS UNCHANGED
      LOGICAL A(I), B(I)
      DO 10 I = 1,N
10      B(I) = NOT(A(I))
      RETURN
      END

```

2.4.9 In digital computer memory is filled from some input devices such as from cards, from magnetic tape etc. which stores data. The R.S.L. procedure for this is **FILL MEMORY** $M(L,J)$ from cards. The input may be in binary or octal or hexadecimal mode. The algorithm for **FILL MEMORY** is discussed below.

Step 1: READ all the data from data cards

Step 2: Convert the number/data into binary mode if it is not in binary

Step 3: Fill the locations from binary numbers one by one.

The sub-routine is given below.

```

SUBROUTINE FILL(M,I,L,J)
C      FILL FIRST L LOCATIONS IN MEMORY,M,
      A      FROM DATA CARDS
C      ----- SPECIAL NUMBER/CARD, FORMATS ETC
C      ----- NUMBER/WORD
      REPICIT NUMBER(0)
      LOCATION M,I,J(L,J)
      DIMENSION 0(50)
      READ(5,10)(0(I),I=1,L)
      BY20 J=1,L
      CALL Q20L(0(J),L,J)
      BY20 I=1,N
      M(J,I) = L1(J)
      RETURN
10      FORMAT (5I10)
      END

```

2.4.6 If the data input is in the octal mode, then for the PTRANSMIT a conversion from octal to binary is performed. This conversion is very popular therefore input is in octal mode. The R.P.L. statement for this is OCTAL/T-F conversion.

The algorithm used is illustrated step by step as follows.

Step 1 Let b = Octal number, Default (meaning of null is b is on carry register)

D = number of bits/r

DIF 1 is sign bit is to be checked.

Step 2 Divide octal number by 20, let q_1 be the remainder. q_1 is the integer octal number.

Step 3 Replace b by $q_{11}.q_{12}.q_{13}$ as an octal number is equivalent to 3 bit group. The power of each binary bit is 2 to 0 from left to right

$$q_{11} = \frac{b}{2^2}, \frac{b}{2^2}, \frac{b}{2^2}$$

$$q_{12} = \frac{(b-1)}{2^1} = 2^0$$

$$q_{13} = \frac{(b-1-1)}{2^0} = 2^{-1}$$

$$q_{13} = \frac{(b-1-1-1)}{2^0} = 2^{-2}$$

Step 4 If $q_1=0$, go to stop 6, else continue

Step 5 $b = b/20$

Step 6 Go to Stop 2.

Step 7 'D' is the binary equivalent of octal number.

Step 8 STOP

Following the above steps the subroutine is developed named as OCTAL TO LOGICAL CONVERSION viz. OTUL(Q, D, L, B),

where Q represents the octal number, L is logical number.

CALL PULSE (L,J)

12 RETURN

END

2.4.7 The RPL statement $A \leftarrow 0$ is very common statement and is frequently used in the almost all digital system for SUBROUTINE PULSE(A,J) makes reset of the system all the values of register A; i.e. from 1 to N as zero. For example if register A has value 1111111, then after this call subroutine A will have value as 0000000.

A

~~1111111111111111~~ A = don't care

(a) Before operation

A

~~0000000000000000~~

(b) After CALL PULSE SUBROUTINE

Figure 2.5 CALL PULSE (A,J)

The RPL statement $A \leftarrow 0$ gives the above operation as shown in diagram 2.3. And its Fortran equivalent logical statement is CALL PULSE (A,J)

FORTRAN

SUBROUTINE PULSE(A,J)

CROSS A=0,F,...,J,NBRS

LOGICAL M1 A(J)

DO 20 I=1,J

20 A(I)=.FALSE.,

RETURN

END

2.6.6 If the data input is in the octal mode, then for the PASCAL program a conversion from octal to binary is performed. This conversion is very popular therefore input is in octal mode. The R.P.L. statement for this is OCTL/P-F conversion.

The algorithm used is illustrated step-by-step as follows.

Step 1 Let b = Octal number, D = null (meaning of null is 0 in assembly register)

N = number of bits/r

BIT 1 is sign bit is to be checked.

Step 2 Divide octal number by 10, let $Q1$ be the remainder. $Q1$ is the integer octal number.

Step 3 Replace b by $Q11.Q12.Q13$ as an octal number is equivalent to 3 bit group. The power of each binary bit is 2 to 0 from left to right

$$Q11 = Q1 \cdot 2^2$$

$$Q12 = (Q1 - 1) \cdot 2^1$$

$$Q13 = (Q1 - 1 - 1) \cdot 2^0$$

Step 4 If $Q1=0$, go to step 6, else continue

Step 5 $b \leftarrow b/10$

Step 6 go to step 2.

Step 7 "b" is the binary equivalent of octal number.

Step 8 STOP

Following the above steps the subroutine is developed named as OCTL to LOGICAL CONVERSION viz. OCTL(\emptyset, L, B), where \emptyset represents the octal number, L is logical number.

is sign bit.

Subroutine for this is given as follows:-

NAME (OTOL) OCTAL TO LOGICAL CONVERSION

SUBROUTINE OTOL(DD,L,N)

SPEC DD=OCTAL; L=LOGICAL T,F.

N=BITS/L; BIT 1 = SIGN

INTEGER, D, M, DD

LOGICAL L(N)

D = DD

CHECK FOR NEGATIVE

J=0

IF(D,NE,0) GO 2/10

D = -D

J=1

CONVERSION PROPER

20 CALL FALSE(L,N)

K=N-1-2

DO 3 I = 1,K,3

3 D1=D-(D/10)*10

D=D/10

4 IF(D1,E,0) GO 24 0

CD TV (3,4,3,4,3,4,3),M1

5 L(N-1-I)= .TRUE.

6 CD TV (0,0,0,7,7,7,7),M1

7 L(N-1-I)= .TRUE.

8 CONTINUE

10 IF(J,NE,1) GO 21 11

CALL SCNT (L,J)

12 RETURN
END

2.4.7 The RPL statement $A \leftarrow 0$ is very common statement and is frequently used in the almost all digital system for SUBROUTINE FALSE(A,B) makes reset of the system all the values of register A; i.e. from 1 to N are zero. For example if register A has value 11111111, then after this call subroutine A will have value as 00000000.



(a) Before operation



(b) After CALL FALSE(A,B)

Figure 2.9 CALL FALSE (A,B)

The RPL state $A \leftarrow 0$ gives the above operation as shown in diagram 2.9. And its Fortran equivalent logical statement is CALL FALSE (A,B)

FUNCTION

FUNCTION FALSE(A,B)

C code ACCTRUE,...,P,REBERS
LOGICAL M A(U)
DO 20 I=1,N
20 A(I)=FALSE,
RETURN
END

2.4.8 For example in a shift register counter the value of all counter is shifted circular left/right depending on the use of counter. The Rotate right program gives a circular rotation of number. For example register A has 8-bit value as shown in figure 2.4. The result is stored in register B.

The R.Z.L. statement is B=R(A) and the Fortran equivalent logical code call statement is

CALL RR (A,B,N)

SUBROUTINE ROTATE RIGHT

SUBROUTINE RR(A,B)

COMMON REGISTER A IS ROTATED RIGHT BY
N ONE BIT; N = NUMBER OF BITS

LOCATIONS A(N),B(N),C

DEC=1

DO 50 I=1,N

CALL RR(A,B,N)

B(1)=C

CALL R (D,A,N)

50 COMMON

RETURN

END

Similarly for other RZL statements subroutine are developed and tested as given in Appendix-A. Table 2.2 shows a set of RZL statements and their FORTRAN counter parts.

Table 2.2 Logic Model Equivalents and Arithmetic
Model equivalent for typical P-200 statements

SL	FORTRAN ALGEBRAIC EQUIVALENT	FORTRAN LOGIC EQUIVALENT	DETAILS
$\neg \text{NOT } Y$	$\text{NOT } Y$	CALL ADD(X,Y,0,II) I's complement addition	
$\neg A \wedge C$	does not exist	CALL AND (B,C,A,II)	
$\neg \bar{A}$	$B = A$	CALL CON(A,D,II) I's complement	
$\leftarrow B$	$A = B$	CALL DO(B,A,II)	
$J = I \leftarrow$	does not exist	CALL DUAL(S,L, II,A,J,II)	For one bit transfers: J,I,L,B,I,(J,K,L,II) I are integer decimal format).
$I = \leftarrow J$		CALL FALSE(A,II)	
ALL MEMORY does not carry ($H(L,II)$) exist from cards		CALL FILLIN(H,L,II)	L=locations filled (L in decimal)
$\leftarrow I(B)$	$A = I(B)$	CALL LOAD(H,B,A, L,II)	$H(B)$ = contents of memory location B. $H(B)$ is an array.
$I(D) \leftarrow A$	$H(J) \leftarrow A$	CALL LOAD(A,H,D, L,II)	
Octal conversion	does not exist	CALL LOGO(L,D,II)	Logical To Octal
10/decimal conversion	does not exist	CALL LOGD(L,D,II)	Logical To Decimal
$\neg B \vee C$	does not exist	CALL OR (B,C,A,II)	
Octal/10 conversion	does not exist	CALL OTOL(O,L,II)	Octal To Logical
Print Memory does not exist, II	does not exist	CALL PRINTII (II,L,II)	
$\leftarrow S1A$	does not exist	CALL SL(A,D,II)	Shift left by one-bit

$B \leftarrow C \oplus A$	does not exist	CALL OR(A,D,B)	
$S \leftarrow X \oplus Y$	exists	CALL SADD(X,Y,C,D)	2^k complement Carry out
$A \leftarrow \bar{A} \oplus 1$	$\lambda = -1 \oplus 1$	CALL TEST(A,D)	2^k complement
$IF(A \cdot B)C \leftarrow 1$	$IF(A \cdot B \cdot B)C \leftarrow 1$	CALL TEST_EQ(A,D,C,B)	C contains one bit.
$IF(A \cdot B)D \leftarrow 1$	$IF(A \cdot B \cdot C)D \leftarrow 1$	CALL STORED(A,D,B)	D contains one bit
$IF(A_3=0)D_4 \leftarrow 0$	$IF(A(3) \cdot B(4)=0)$ $B(4)=0$	IF(D02,A(3)) D(4)=FALSE	
$IF(A_5=1)$	$IF(A(5) \cdot D(5)=1)$ 00 SU 9	IF(A(5)) 00 SU 9	
$A_2 \leftarrow (B,VC_B) \wedge D_6$	does not exist	$A(2) \leftarrow (NOT \cdot D(2) \cdot OR \cdot ((2))$ AND, D(A))	
$D \leftarrow (A \wedge B)VC$	does not exist	CALL AND(A,D,D,B) CALL OR(D,C,D,B)	

The advantage of using PDL statement flow chart is that one can simulate complicated systems by means of these sub-routines. The benefits of using digital simulation techniques are savings in time and cost by eliminating fundamental design errors. Other advantages are:

- (a) Validity of operational specifications can be tested.
- (b) During the early design stage corrections and modifications can be made.
- (c) Alternative procedures and designs may be evaluated.
- (d) ZS serves as design documentation.

CHAPTER - 3DIGITAL COMPUTERS AND PROGRAMMING
Information and Computer3.1 INTRODUCTION

In early days of computer age first hardware was designed and fabricated. Then software was developed. A digital computer is an electronic programmable calculating machine which works on a binary principle. Electronic circuits used to represent combinations of binary digits, each of which can be in one of the two states, on or off, high or low, open or closed, etc. Logically these two states are called as TRUE OR FALSE. These two states are represented by electrical voltages. The use of binary system in an electronic machine lies in the elimination of erroneous interpretation while transporting information from one point of the machine to another.

Digital computers are sub-categorized according to cost of peripheral devices and software used. Same are given below:

- (1) the large, general purpose, data processing systems,
- (2) the smaller, cheaper general purpose systems,
- (3) the special purpose systems.

3.1.1 The Large Machine- These are not 'on line' machines. They are generally used to run multiple jobs and requires a controlled environment to run in, such as an air conditioned

process. These systems fall into two groups. One is data processing and the other is scientific processing.

3.1.2 The General Machine

These are general purpose machine used for the more specific operations. For example micro computers, minicomputers and mainframe computers. They are more rugged, requiring no special environmental conditions. They are used in a wider range of applications, many of which involves 'real-time' or 'online' operation such as a control of a steel mill.

3.1.3 Special Purpose Systems

The special purpose machines are designed for a single type of application and frequently the cost of its program provided. For example: the navigation computers.

All digital computers are capable of executing a limited number of defined operations by giving it an instruction. Each instruction is simply a binary word, a particular combination of zeros and ones is decoded by the control unit in the CPU. The operation of digital computer is well defined by considering basic computer organization.

3.2 SCHEMATIC CONCEPT OF A DIGITAL COMPUTER

Figure 3.1 shows the basic block diagram of a digital computer. The architecture of the classical computer is centered around four basic building blocks. These are:

1. The arithmetic/logic unit (ALU),
2. The control unit,




FIG. 3.1. BASIC COMPUTER ORGANIZATION
(BLOCK DIAGRAM)

3. The memory unit.

4. The input/output unit.

The input device converts the information received from the input machine such as punch cards, magnetic tape into electrical signals and sends it to the control unit within the central processing unit. From there the information is sent to memory. After the program and data have been transferred to the memory, the control unit begins following one program at a time, in sequence to be executed. The data is processed in the arithmetic unit and is stored in the storage unit. The memory address register, MAR will give the address of this located data. Accumulator always contains one of the data. The output unit reads the result from the memory under the supervision of control unit.

Suppose for example computer is ordered to perform a particular operation by giving an odd instruction. It will perform the operations in the following sequence:

- (i) the number at the input terminal is transferred to CPU-accumulator memory,
- (ii) this number from accumulator is transferred to a particular memory location,
- (iii) the second number at the input terminal is transferred to the CPU accumulator,
- (iv) the number in memory location is added to the number presently in the accumulator and the result is left in the accumulator.

- (v) The numbers in the accumulator are outputted to the output unit. The computer system stops.

This explains a computer organization.

3.3 ORGANIZATION OF LINC COMPUTER

For the overall-architecture of a digital computer, one machine-language description LINC (the Classic LINC Laboratory Instrument Computer) computer is considered for example. (3)

The LINC is a 16-bit minicomputer. All the information is processed and stored in its memory will be represented by 16-bit numbers. It is to be noted that the leftmost bit is the sign bit and the other 15-bits forms the magnitude of the number in the 1's complement system.

A schematic-layout of a LINC computer is given in Figure 3.2. An instruction is fetched from the memory into the control unit where it is decoded; the control unit then causes the actions defined by the instruction to be executed. When the instruction has been executed, the next instruction is fetched from memory, and so on.

All arithmetical and logical operations are performed by the decoded instruction, by the arithmetic and logic unit. The communication between the computer and the outside world takes place via the input/output systems.




FIG 3.2 ORGANIZATION OF LINC COMPUTER
(BLOCK DIAGRAM)

With this basic overall picture in consideration, each of these blocks has been discussed in the following steps:

(1) Memory Unit - The memory unit is the main storage area of the computer. The important features of memory are as follows:

- (a) Information is stored by the word or byte. Any operation on individual bit is performed by passing the whole word to the ALU.
- (b) Each location in the memory can be accessed in the same time as any other, each location is said to have a unique address.
- (c) Memory cycle time is the time taken by the digital computer to complete a memory access.
- (d) The size of the memory is restricted by the range of addresses as determined by the machine instruction set.
- (e) Different types of memory can be mixed together in some machines, but this is unusual.
- (f) Some memories are volatile and some are non-volatile in nature.

If memory is seen from the CPU side it looks like a black box with 2 input ports and two output ports.

(2) Memory Buffer Register - This register serves as an interface between the memory and other units. It can store information

is to be written into memory, the CPU must simply transfer the appropriate word into the DR. It is then automatically copied to the appropriate memory location.

(3) Memory Address Register (MAR)- The specific word of information to be accessed, either read or write, is located by the contents of the MAR I.O. It gives the location of data received or outputted in the memory.

(4) Instruction Register- The instruction register is a part of instruction decoder and hence is a part of control unit. The instruction register receives those bits of the current instruction which carry operator information I.O. content of DR goes to the instruction register, IR.

(5) Instruction Decoder (ID)- The instruction decoder and controller is a part of control unit. It decodes the contents of the instruction register.

(6) Program Counter- The program counter in combination with instruction decoder and controller forms a control unit. It is also a word length register. It indicates during the execution of one instruction, the address at which the next instruction to be executed is stored.

(7) Control Unit- It is the heart of control processing unit. It consists of two parts, the instruction decoder and controller and the Program Counter.

The following given step-by-step operation of control unit:

- (i) contents of PC goes to MAR, and initiates the memory read cycle, thereby reading the MR.
- (ii) After the memory location just read is magnetic core to bus.
- (iii) Increment the PC
- (iv) Content of MR is transferred to SR
- (v) Decode the instruction
- (vi) Execute the instruction
- (vii) Report the data from (i) etc.

Step (i) and (ii) gives read/refer memory cycle, this implies that processor clock is controlling the memory cycle time. This timing sequence is shown in figure 3.3.

(D) Arithmetic and Logic Unit - It is that part of computer where all logical and arithmetic operations are performed. It is constructed exclusively of high speed electronic components. Any operation is executed by a particular set of command signals which are generated by ID at the appropriate time as determined by the specific instruction being executed. Some of the typical operations are executed as follows:

- (i) Add,
- (ii) Subtract
- (iii) Complement and negate
- (iv) Invert,
- (v) Decrement,
- (vi) Shift.

(9) Accumulator- The ALU needs to set a store. Accumulator is a permanent part of ALU. It always holds one operand for each arithmetic or logic operation and the result is always stored in it.

(10) Logic and Timing Circuit- This unit gives the control signals for the start of operation between the various registers at the proper times.

(11) State- In order to keep track of the mode in which the computer is operating the control unit employs a one-bit register called the state flip-flop.

(12) Input and Output Unit- Peripherals either transmit data to the computer (input) or receive data from the computer (output) along the 16-bit bus.

3.4 INSTRUCTION SET FOR LINC COMPUTER

Machine language instructions directly control the various functions of a digital computer. The instruction set can be divided into a number of types of functions for example:

- (1) Transfer- move data between memory locations and the CPU registers,
- (2) Perform arithmetical, logical and shift type operations,
- (3) Branch and control,
- (4) Transfer data to and from the peripherals,
example I/O;

- (9) Various control operations, example halt, set or clear a register, etc.

These instructions are usually put into one of three classes:

- (a) Memory Reference Instructions - which involve operations on data stored in memory,
- (b) Non-Memory Reference Instructions: which either operate on data stored inside the CPU or require no data,
- (c) Input/output instructions.

The basic format for memory and non-memory reference instructions are given in Figure 3.4.

For example: The memory reference instruction ADDIUX states that the content of the accumulator A is added to the contents of location XXX and leave the result in the accumulator. Using 1's complement addition, the instructions commonly used for LDX are listed below in Table 3.1.

Table 3.1 A Brief List of Pseudo-LISP INSTRUCTIONS

Instruction	Machine Code No. (Octal)	Description
ADD IUI	2101	ADD the contents of the accumulator to the contents of location XXX and leave the result in the accumulator using 1's complement addition.

AFO	0431	<u>Copy</u> the next instruction to the <u>accumulator</u> if positive i.e. sign bit equals zero
CLN	COM	<u>Clear</u> the <u>accumulator</u>
CST	0017	<u>Complement</u> the contents of the <u>accumulator</u> .
HLT	0000	The machine is ordered to <u>Halt</u> .
JMPNN	6XXX	<u>JUMP</u> to location XXX to obtain the next instruction
MULNN	5XXX	<u>Multiply</u> the contents of the acc. by the contents of location XXX and leave the least significant 12 bits in the accumulator.
HOP	0016 or YYYY	No <u>operation</u> . This merely gives delay before the next instruction is executed. YYYY is underlined code
ROR	0500nn	<u>Rotate Right</u>
STC	4XXX	<u>Store</u> the contents of the <u>accumulator</u> into location XXX and then <u>Clear</u> the <u>accumulator</u>

Observe the following facts concerning the tables:

- (1) The underlined uppercase letters in the last column give the key to the instructions.
- (2) Certain instructions, such as ADD, SBC, have both an operation part and an address part.




FIG. 3.5 RTL DIAGRAM FOR
FETCH CYCLE




FIG 3.6 STATE DIAGRAM
FOR FIG. 3.5




FIG. 3.7 RTL DIAGRAM FOR
ADD INSTRUCTION




FIG. 3.8 STATE DIAGRAM
FOR FIG. 3.7

- (3) Other instructions, such as CLA, HLC, have only an operation part.
- (4) The JIZ and ABO are branch instructions.
- (5) Print instruction is particular to particular computer,
- (6) For the one or more negative operands, the algebraic sign for the result for arithmetic operations is placed in the leastmost bit.

3.9 RCL DECOMPOSITION FOR THE INSTRUCTIONS

The operation of an instruction takes place in two parts. These are

- (a) Fetch cycle or Instruction Cycle,
- (b) Execution cycle.

3.9.1 Fetch Cycle

A fetch cycle is the primary cycle for each instruction. This cycle obtains the instruction from the memory.

Now fetch cycle consists, can be made clear by RCL diagram and state diagram as it is in Figure 3.9, 3.6 respectively. T_0 through T_3 are the states in which operation is taking place At T_0 , state the Program Counter fetches the address of the instruction to the memory address register. Then at T_1 , state the contents of the memory whose address is given by PA is transferred to the memory buffer register, MB. At T_2 , state the instruction part of MB is transferred to instruction register, and this is immediately decoded; PC is incremented; the state register is set to execution.




FIG. 3.9 RTL DIAGRAM FOR ROTATE RIGHT INSTRUCTION




FIG. 3.10 ROR OPERATION

3.9.2 Execution Cycle: The execution of the instruction takes place in this cycle. The execution cycle is different for different instructions. The RTL representation for the execution cycle of several instructions are given below.

3.9.3 RTL diagram for the ADD Instruction

From state S_0 to S_3 the execution operation takes place. At S_0 state the address section of the memory buffer is transferred to the memory address register. At S_3 the contents of the memory location whose address is given by MA is transferred to the buffer register, MR, at least at S_2 the contents of accumulator is added to the contents of the memory buffer register and is stored in accumulator, and the process is repeated for the next instruction cycle starting with the fetch cycle. The state diagram is similar to the fetch cycle.

3.9.4 RTL Diagram for the ROR

By rotate-right means the least significant bit of the accumulator becomes the most significant bit in one clock pulse and the L.S.B. position is occupied by the bit next to the L.S.B. This operation repeated till all the bits less by one bit has rotated right. For example,

Accumulator is 12 bit word length

$$A \leftarrow RRA A$$

meaning that accumulator is rotated right by 6 bits and the

result to stored in the accumulator.

Similarly the R.S.L programs for the other instructions can be written. The following table gives the R.S.L program for the common instructions.

Table 3.2 R.S.L Program for the execution of common instruction

States	ADD	OUT	JP	SFC	ROR
T ₀	$RA \leftarrow RD_{0-8}$	$A \leftarrow R_A$	$PC \leftarrow RD_{0-8}$	$RA \leftarrow RD_{0-8}$	$A \leftarrow RA$ $RD_{0-9} \leftarrow RD_{0-9}$
S ₁	$RD \leftarrow R(M1)$	—	—	$RD \leftarrow 0$	$IP(RD_{0-9}) = 0$ $Z \leftarrow 0$
T ₂	$A \leftarrow A + D$	$B \leftarrow 0$	$S \leftarrow 0$	$D(MA) \leftarrow RD$ $S \leftarrow 0$ $Z \leftarrow 0$	$S \leftarrow 0$ $Z \leftarrow 0$ $Z \leftarrow 0$

3.6 INVERSE RELAXATION OF R.S.L. LOGIC CHART FOR ADD INSTRUCTION

It is to be noted that for a given R.S.L. flow chart and R.S.L. program a logical diagram can be drawn as shown in Figure 4.11. This logic diagram shows how logical operations are performed in sequence by an instruction.

For example consider ADD instruction. The R.S.L. program is given in table 3.2 and its R.S.L. flow chart is drawn in figure 3.7 by using R.S.L. productions in group according to the requirement of two logic cycles. Its logical diagram or hardware implementation is shown below.




FIG. 3.11. LOGIC DIAGRAM FOR THE
ADD INSTRUCTION EXECUTION

It is to be noted that for the ADD instruction execution, an 'OR' gate is used for the 'OR' operation performance. Only data gate inputs are saved in the accumulator itself.

Similarly the logic diagrams for the other instructions can be drawn.

It is to be noted from the above discussion that the LINC computer can be simulated following any of the two simulation techniques as discussed in Chapter (2) corresponding to the requirements. If the bit-by-bit information are of not importance then use a very simple and concise approach named Arithmetic model approach and if total operation of a logical system is to be seen then logical model approach is used.

3.7 SIMULATION OF LINC COMPUTER

The following section is devoted for the simulation of LINC computer using the two model approaches.

3.7.1 Arithmetic Model Approach for the Simulation of LINC Computer

The arithmetic model so developed from the above R.T.L. flowgraph and R.F.L. program. By taking the FORTRAN arithmetic equivalent for the above R.F.L. production group. This model is very helpful and useful for the simulation at a fairly high level, simple, the shift operation does not even appear explicitly.

The simulation program for the arithmetic model approach is given below:

Case SIMPLE COMPUTE: DIMENSION
 DIMENSION N(60)
 NUMBER PC,A

Case MEMORY CLEAR, MEMORY READ IN, PRINT
 2 DO 51,I,60
 5 I(I)=0
 WRITE(6,60)
 READ(5,72,END=70)PC,N,IL,IN
 READ(5,73)(D(I),I=20,50)
 WRITE(6,73) PC,N,IL,IN
 WRITE(6,74)
 WRITE(6,75)(D(I),I=11,50)

Case FETCH CYCLE
 9 MA=PC
 ND=1(MA)
 PC=PC+1

Case DECODER PART OF FETCH
 IF(ID,L2,2000.) GO TO 120
 IF(ID,L2,4000.) GO TO 122
 IF(ID,L2,6000.) GO TO 120
 IF(ID,L2,8000.) GO TO 140
 120 IF(ID,B2,0.) GO TO 150
 IF(ID,B2,17.) GO TO 112
 IF(ID,B1,17.) GO TO 114
 IF(ID,B1,451) GO TO 115
 PRINT 100
 GO TO 2

C000 ADD INSTRUCTION
 120 MA=MB=2000,
 MB=M(MA)
 A=A+MB
 WRITE(6,77)PC,MA,A
 GO TO 5

C000 SRC INSTRUCTION
 130 MA=MB=1000,
 MB=A
 A=0
 M(MA)=MB
 WRITE(6,77)PC,MA,A
 GO TO 5

C000 JMP INSTRUCTION
 140 PC=ID=6000,
 WRITE(6,77)PC,MA,A
 GO TO 5

C000 CLR INSTRUCTION
 112 A=0
 WRITE(6,77)PC,MA,A
 GO TO 5

C000 COM INSTR.
 114 A=-A
 WRITE(6,77)PC,MA,A
 GO TO 5

C000 APO INSTRUCTION
 115 IF(A,LT,0.) GO TO 116

PC=PC+1

116 WRITE(6,77)PC,IA,A
GO TO 5

CASE HALT INSTRUCTION

120 WRITE(6,77)PC,IA,A
WRITE(6,GL)
WRITE(6,78)(I(S),I(L,IH))
GO TO 2

70 STOP

72 FORMAT(4I3)

73 FORMAT(9X, 'PC = ',I3,I3,I3,
\$ 'HL = ',I3,I3,I3)

74 FORMAT('0',9X,'INITIAL MEMORY CONTENTS')

75 FORMAT(10X,9I10)

77 FORMAT(9X,'PC = ',I3,9X,'IA = ',I3,
\$ 9X,'L = ',I4)

79 FORMAT(9I10)

80 FORMAT('0')

81 FORMAT ('0', 9X, 'FINAL MEMORY CONTENTS')

100 FORMAT(0, 10X,'PROBLEM IS NOT SOLVABLE TO SOLVE')

END

- (1) The model operates on decimal numbers.
- (2) Only Arithmetic Processor statements are used.
- (3) In the decoding section, after decoding all the known instructions GO TO 2 STATEMENT CAUSED ANY UNDECODED instruction to cause the current simulation to terminate and a new program to be read in.

- (4) All computer memory is represented as a 60 element array, $\Pi(1)$ through $\Pi(60)$.
- (5) No operation causes the current simulation/program to end and a new program to be read in.
- (6) This is a very concise program and takes less time in comparison with logical model.

The above program is tested on ZEN 500 and result of the program is given in Appendix B.

3.7.2 LOGICAL MODEL APPROACH FOR THE SIMULATION OF COMPUTER

The logical model simulation technique is very helpful for describing the bit-by-bit operation of a complicated logical system, for such as digital computers. It has been discussed in Section 2.9 that how a logical model is developed from its corresponding R.F.L. flow graphs. The same technique is also used here for the realisation of logical model of LINC computer.

The logical model for the LINC computer is given below:

```

Case      LOGICAL MODEL SIMULATION FOR SIMPLE
$ COMPUTER
        LOGICAL1 A(12)PC(9),IN(12),INC(12),PA(9)
        O RD(12),I(60,12),D,P(9),R(6),D(12),P(12)
Case      FACTORY MODE IN, AND EXIT
2 ----- READ(9,72,ERR=70)L,I,O

```

```

READ(S,1)PC(9)
CALL P11HED(N,L,N)
WRITE(6,100)
100   FORMAT(20X, 'INITIAL')
CALL P11HED(S,L,N)
CALL FALSE(P,IR)
P(I)=TRUE.
CALL FALSE(N,6)
R(6)=TRUE.
C      PITCH CYCLE
9     CALL DE(PC,MA,IR)
CALL LOAD(N,MA,MD,L,N)
CALL DE(IR,IR,I)
CALL TADD(PC,P,PC,D,IR)
C      DECODING OPERATION OF PITCH
CALL COD(IR,ZPC,N)
IF(IRC(1).AND.IRC(2).AND.IRC(3)) C/ SY 10
IF(IRC(1).AND.IRC(2).AND.IRC(5)) C/ SY 20
IF(IRC(1).AND.IRC(2).AND.IRC(3)) C/ SY 30
IF(IRC(1).AND.IRC(2).AND.IRC(5)) C/ SY 40
IF(IRC(1).AND.IRC(2).AND.IRC(3)) C/ SY 50,
C      INSTRUCTION PECHEED CANNOT BE DECODED. C/ SY NEXT PROGRAM
PRINT 200
C/ SY 2
10    IF(IRC(6).AND.IRC(9).AND.IRC(6)) C/ SY 60
IF(IRC(6).AND.IRC(9).AND.IRC(6)) C/ SY 61
IF(IR(A) AND IRC(9) AND IRC(6)) C/ SY 62

```

C INSTRUCTION DECODING CYCLE BE DECODED
 PRINT 200
 GO TO 2

60 IF(IRC(7),AND,INC(0),AND,IRC(9)) OF SY 63
 IF(IRC(7),AND,IRC(0),AND,IR(9)) OF SY 66

C PRINT 200
 GO TO 2

66 IF(IRC(10),AND,INC(11),AND,IR(12)) OF SY 67
 IF(IR(10),AND,IR(11),AND,INC(12)) OF SY 68
 IF(IR(10),AND,IR(11),AND,IR(12)) OF SY 69

Case PROGRAM C10 IS NOT POSSIBLE TO SOLVE
 PRINT 200
 GO SY 2.

C EXECUTION CYCLE FOR THE DECODED INSTRUCTIONS

C ----- ADD INSTRUCTION EXECUTION

20 ----- CALL BVAL (ID,4,12,IA,1,9)
 CALL LDM (I,IA,IB,L,II)
 CALL RADD (A,IB,A,B,II)
 PRINT C70,PC,IA,A
 OF SY 9

C ----- STC INSTRUCTION

50 ----- CALL E/VAL (ID,4,12,IA,1,9)
 CALL E/(A,IB,I)
 CALL FALSE(A,B)
 CALL LDM (ID,3,IB,L,9)
 PRINT C70,PC,IA,A
 OF SY 9

C ----- JMP INSTRUCTION

50 CALL E VAL(MB,A,12,PC,1,9)

PRINT 870,PC,VA,A

GO TO 5

C ----- NOR INSTRUCTION

61 CALL RR(A,A,B)

CALL CON(R,R,6)

CALL ADD(MD,R,MD,6)

CALL BX(MD,MD,6)

8 IF (RD(1).ADD, RD(2).AND, RD(3).AND, RD(4).AND, RD(5).AND, RD(6)) GO TO 61

GO TO 9

PRINT 870,PC,VA,A

C ----- APO INSTRUCTION

62 IF(A(1)) GO TO 100

CALL TADD(PC,F,PC,D,B)

100 PRINT 870,PC,VA,A

GO TO 9

C ----- HALT INSTRUCTION

69 PRINT 870,PC,VA,A

PRINT 871

CALL PRTHL(L,L,N)

GO TO 2

C ----- CLR INSTRUCTION

67 CALL VALDE(A,A,B)

PRINT 870,PC,VA,A

GO TO 5

C ----- NOP INSTRUCTION

68 PRINT 870,PC,VA,A

GO TO 5

```

C ----- CON INSTRUCTION
69    CALL CON(A,A,B)
      PRINT 67,PC,MA,A
      ED TD S
70    JSTOP
1     FORMAT (9L2) X
72    FORMAT (9I3)
670   FORMAT(5X, 'PC---',5L2,5X,'Mo ',  

      $           9L2,5X,'A= ',12L2)
200   FORMAT(10I, 'INSTRUCTION CAN NOT BE DECODED')
372   FORMAT ('0',5X, 'FINAL')
      END

```

The following facts should be seen concerning the program:

1. The logical model is divided into five sections:
 - (a) Fill memory, (b) FETCH cycle, (c) Decoding cycle,
 - (d) Execute cycles, and (e) Output print and format statements.
- (a) In the fill memory section, memory is filled from the cards containing Machine language data in OCTAL numbers.
- (b) The second section gives the total cycle of computer, how instructions are fetched into memory.
- (c) The third section describes the bit-by-bit decoding of 32 of the fetched instruction in sequence.
- (d) the fourth part describes the execution of the decoded instructions. Here bit-by-bit operation of the instruction is described.
- (e) The fifth and the last part of the program gives the output print and format statements.

2. The memory is represented by a matrix $N(L,N)$ with L as the number of locations in decimal and N as the number of bits, L and N decimal numbers.
3. The logical rotate operation is also described here.
4. The contents of program counter from bit 1 to bit 9 is transferred to the memory addressed register in statement number 5.
5. The first three bits of memory address register represents the OP code of the instruction.

CHAPTER-4ASSOCIATIVE MEMORY4.1 INTRODUCTION

The memory systems that responds to request based on contents are known as content addressed memories (CAM) or associative memories. The associative memories are more complex systems, involving more logic with each memory cell and hence are used only in special purpose computers.

The CAD mode of memory operation differs from the location-addressable mode of operation in the following ways:

- (i) the address is not needed for storing and retrieving information.
- (ii) During the retrieval process, information is simultaneously sensed from all specified memory locations and processed to determine if it is associated with the desired information.
- (iii) All associated information in the specified section can be retrieved , i.e., it is a multivalue output process.

4.2 MODES OF OPERATION

The CAM has three modes of operations

- 4.2.1 Read-Write mode, 4.2.1 Read mode
- 4.2.3 Search mode (or Match mode)

4.2.1 READ-WRITE MODE

In the read-write mode a word can be written into a location, overwriting any previously stored data or can be read out from a selected location. The read action may be destructive or non-destructive. Since this is the common memory type it is referred to simply as RAM rather than read-write-RAM.

4.2.2 READ-ONLY MODE

In read only mode a ROM (random access memory) can be made with data loaded into it during its fabrication. The data stored in any location can be read but it cannot be altered. This type of memory is called ROM.

4.2.3 SEARCH MODE

In the search mode the contents of each word of memory are compared with a given data word. If a match is detected, then a flag bit one of which is associated with each word is set. This technique is also useful for matching a part of a word to act the indicator flag as shown in the figure 4.1. Only the bit in the search register which correspond to ones in the word register will be compared with the memory contents. All memory locations which have 0101 in the left hand 4-bits will have the associated search result flag set irrespective of the contents of rest of bits. The word select flag is cleared when the word is excluded from the search.

0101	0011	0110
------	------	------

SEARCH REGISTER

1111	0000	1000
------	------	------

MASK REGISTER

WORD -0

0101	0000	1111
------	------	------

1

1

WORD -1

1101	0001	0011
------	------	------

1

0

WORD N-2

0101	0000	1000
------	------	------

1

1

WORD N-1

0111	1010	1010
------	------	------

1

0

WORD SELECT
REGISTER

SEARCH SELECT
REGISTER

FIG 4.1 Content Addressable Memories

The match and search registers are 8-bit long and the word select and control select registers are of 17-bit length.

From the above discussion the simplest algorithm for an ideal CAM operating in the content addressable mode will have the following necessary steps:

- (i) Search for match,
- (ii) retrieve or store the desired information,
- (iii) after the priority structure end manage the memory.

The algorithm is illustrated by the following example of LAM computer associative memory.

6.9 EXAMPLE

Consider a problem for searching a given memory location in LAM computer pm memory.

The memory in LAM computer has L locations, word length being $8 \times 8 = 12$ bits represented by $n(1), n(2), n(3) \dots n(L)$. It is desired that the contents of a given memory location n be compared with all the other memory locations and if an identical number is found in location Y , then the contents of the last location of memory, viz. $n(L)$ should be made equal to Y in binary. If no match is found, then the last location $n(L)$ should be made zero.

The associative memory organization for the problem has L locations and each location has 12 bits. The given memory location 'X' is stored in a register called 'descriptor', which characterizes the desired information. The memory

tries then to locate this information in its memory storage. It responds either with its desired information or atleast with its address. Using the above defined algorithm the R.R.L. flow chart for the LSI computer associative memory can be written as illustrated in figure 4.2.

4.2.1 R.R.L. Flow Chart for the Associative Memory

```

S = 1 : MA ← RD
T = 2 : ID ← R(MA)
T = 3 : C ← ID; MA ← 1
T = 4 : IF(MA=ID) D ← 0; DA ← ID; T ← 7
      ELSE
            D ← R(MA)
T = 5 : IF(DA=D) DA ← DA + 1, T ← 4 ELSE
T = 6 : DA ← DA + 1, T ← 4
T = 7 : R(MA) ← ID
T = 0 : HALT
    
```

Figure 4.2 R.R.L. flow chart

It has been noted from the above R.R.L. flow graph that all the memory locations (1,2,...L) are converted to binary number. Since memory is represented by a matrix $E(L,N)$ where L is the number of locations in decimal and N number of bits/word in decimal. The given location S, where it is in decimal has to be changed into equivalent binary number.

$$\begin{array}{l}
 (\text{decimal}) L \xrightarrow{\text{DEC}} ID(\text{binary}) \\
 (\text{decimal}) S \xrightarrow{\text{DEC}} ID(\text{binary})
 \end{array}$$

The contents of location M having address PA is stored in register C in state three and the M is initialised for the further operation.

The states 4, 5 and 6 form a loop for the checking of memory location at a time unit either a match is found or end of memory is reached. At state 4, the memory addressed location is checked for the last location number and at the same time the memory address (PA) is compared with the given location M , if it is TRUE the contents of buffer register is compared with the contents of the descriptor register C , and for the TRUE value the location M is made equal to M and this memory buffer value is loaded in the last memory location and the operation is halted.

According this to be a correct program, when tested on digital computer it was not giving satisfactory results. It was noted that it always stopped at one particular value of memory location. After debugging it is found that the R.P.L. production ($PA \leftarrow PA+1$) is missing. On making this correction, when the program was tested it gives the required result. If without running this program hardware realisation would never give the correct results and it was not possible at all to check where the error is committed and a lot of time would be wasted. Hence before realising it to hardware, it is a good practice to simulate the associative memory system by any of the following techniques:

- (1) Arithmetic model simulation technique,
- and (2) Logical model simulation technique.

4.32 Arithmetic Model Simulation for Associative Memory

If the detail operations of system are of not much concern, then bit-by-bit operation is sacrificed and the associated memory system can be simulated by a relatively short/ concise program. The arithmetic model is employed for the simulation of associative memory system. Each R.P.L. production is represented by its corresponding arithmetic model equivalent as given in Table 22 of Chapter 2.

The arithmetic model for simulation program is listed below:

ARITHMETIC MODEL

1 2 3 4 5 6 7 8 9 10

C C	SIMULATION OF ASSOCIATIVE MEMORY CIRCUIT-A.R. DIMENSION N(100) READ(5,10) L,X
C ——	L = TOTAL NO. OF LOCATIONS, X=INPUT ADDRESS IN DECIMAL READ(5,20)(D(I),I=1,L)
C ——	ALL MEMORY LOCATIONS ARE FILLED WITH DECIMAL 0 NUMBER DATA FROM CONSOLE. PRINT 70, (D(I),I=1,L)
C ——	ALL MEMORY LOCATIONS ARE PRINTED FOR THE CHECKING OF MEMORY DATA
C ——	NOT SAVING THIS DATA FROM HERE L=100
(1)	M=1
(2)	D=M(M)
C ——	CONTENTS OF LOCATION X IS STORED IN REGISTER C
(3)	C = D
	M = 1

C ----- CIRCLE FOR THE BASIC MEMORY LOCATION

- (4) IF (IA.E.13) GO TO 50
- (5) IF(IA.E.A) GO TO 40

C ----- MA=1(MA)

C ----- CIRCLE FOR THE EQUIVALENT OF MA AND C

- (6) IF(MA.E.C) GO TO 30
- MA=MA+1
- GO TO 4

50 ----- LD=0

MA=L

60 ----- GO TO 7

70 ----- MA=MA+1

GO TO 6

80 ----- LD=L

MA=L

(7) → D(MA)=D
WRITE(6,60)L,X,(D(I),I=1,L)

(8) STOP

90 ----- FORMAT (13,03.0)

99 ----- RETURN(1919)

60 ----- DFORMAT(* L....*, X), *Z****, F3.0/(1919)

70 ----- DFORMAT(15.15)

EW

The following points are seen for the arithmetic model simulation.

- (1) Only FORWARD arithmetic equivalent statements are used for the corresponding P.L. productions.
- (2) It accepts data only in the decimal integer mode and not in the binary (TRUE/FALSE) mode.

- (3) The memory is represented by an array of elements.
For example: $M(1), M(2), \dots, M(600)$
- (4) The arithmetic model is divided into subsections.
In the first section the memory is filled from
the data cards.
- (5) In the second section the Rule states 1 to 3 shows
the fetch cycle for the given location X_0 , and
memory address register is initialised as one.
- (6) The section three gives all the operation of the
system and the result of the operation is stored
in the last memory location (M) as defined in the
program.
- (7) The fourth section is output print and the format
statements. The format statement shows the data
are in decimal so for L, Format is used.
- (8) The Format PS.0 is given for the location of X which
shows that X can have any location out of 600
location of memory.
- (9) In the fifth section the physical end of the
program is realised.

The above properties of the arithmetic model must be correctly interpreted for digital simulation of system (A.D.) It produces a very helpful and concise simulation program.

4.3.3 Logical Model Simulation Approach for Application

The simulation of an associative memory system of LINC

compute can be done by the logical model approach. Bit-by-bit detailed operations of the associative memory is realized from the R.T.L flow graph as shown in figure 4.3. The logical model simulation program is given below:

C C SIMULATION OF ASSOCIATIVE MEMORY CIRCUITS-LOGICAL
\$ MODEL

INTEGER D,I

LOGICAL X,D,LD,LD,IA,IB,C,B,S,C

DIMENSION X(16),LD(12),LD(12),IA(12),IB(12),

\$ C(2), B(20,12)

READ(S,10)L,X,D

L1=1+1

CALL DTOL(L,LD,B)

CALL DTOL(X,LD,B)

CALL DTOL(L2,LD,B)

C ---- THE FOLLOWING STATEMENT READS DECIMAL

\$ 500 PRINT DATA CARDS, CONVERTED THEM TO LOGICAL

\$ AND STORE IN MEMORY LOCATION IA BY SUBROUTINE

CALL FILT D(I,L,B)

WRITE(6,90)

CALL PRTRX(I,L,B)

C ----- SIMULATION OF REL SEARCHED STATEMENTS AT

1 X AND END AT STATEMENT No.7

2 CALL BS2(IB,IA,B)

3 CALL LD(IA,IB,L,B)

CALL DS(B,C,B)

CALL DSOL(IA,B)

IA(B)=TRUE.

CALL DS(IA,IB,B)

```

6 ----- CALL STORR(M1,L2D,2,D)
      ZP(S)G/ ZPCD
9 ----- CAL TMAX D(M1,I2,2,D)
      ZI(T) G/ ZI 30
      CAL LOAD(L1,PA,FB,L,D)
16 ----- CALL STORR DR(0B,C,2,D)
      ZP(T) G/ ZP 40
      CALL TMAX(MA,IB,PA,S,D)
      G/ TO 4
20 ----- CALL FALES(DD,D)
      CALL DR(LD,PA,D)
      G/ TO 7
50 ----- CALL STADD(MA,IB,PA,D,D)
      G/ TO 4
60 ----- CALL DR(MA,ED,D)
      CALL DR(LD,PA,D)
7 ----- CALL DR(X)(ED,D,PA,L,D)
      LDATA (G,Q)
      CALL PDATA(H,L,D)
0 ----- DUMP
10 ----- RETURN (34,24,0,22)
50 ----- FORMAT (5X, 'INTERNAL MEMORY COUNTS')
60 ----- FORMAT (5X, 'INTERNAL MEMORY COUNTS')
      END

```

In analysing the beginning of the program following points should be observed:

- (1) Memory is represented by a macro R(L,N) where L is the number of locations, here 1320 and N is the number of bits per word = 16 bits/word.




FIG. 4.3. HARDWARE CIRCUIT OF ASSOCIATIVE MEMORY

- (2) The inputs to the memory are in decimal numbers and are converted into binary numbers.
- (3) The circulation of associative memory starts from statement number encircled ① and ends up at encircled statement number ⑦.
- (4) It has been observed that there is a one to one correspondence of R.S.L. flow graph.
- (5) The circulation program is divided into 8 sections, corresponding to eight different states of state controller in R.S.L. flow chart.
- (6) It shows how a bit-by-bit operations are performed by associative memory.

4.4 HARDWARE REALIZATION OF ASSOCIATIVE MEMORY

The hardware realization of associative memory is accomplished from the R.S.L. flowgraph. Figure 4.3 shows the associative memory circuit and the elementary components of LINC computer. The only change between this circuit and LINC computer circuit is that a comparator and a register C is added to the actual computer. The register C stores the contents of the memory location X, and comparator indicates a matching word in the memory.

The memory address register, RA, gives the current location in the memory. The data can be transferred from memory address register into memory buffer register, RB.

The diagram given in figure 4.3 shows all essential

details, indicating whether or not a desired pattern is stored in the memory. There is no doubt about the usefulness of and desirability of associative memories. And no technical difficulties in building them.

However, disregarding their cost, their proportion makes them very attractive for general purpose use. Many technical details can be solved only in connection with the proper choice of components which makes associative memories economically feasible.

CHAPTER-5DIGITAL SIMULATION OF INTEL 8080
MICRO PROCESSOR5.1 INTRODUCTION

Microprocessors are a remarkable versatile new tool. They lower the cost and increase the flexibility of electronic equipment. Together with the memory and other peripheral circuitry, microprocessor chip form a complete microcomputer.

The INTEL 8080 is taken as a special problem for the simulation purpose. This microprocessor is very commonly used now a days. The simulation of the microprocessor is important where it is not available.

The simulation of 8080 can be done by the following two techniques:

- (1) Arithmetic Model Approach
- (2) Logical Model Approach.

The 8080 microprocessor is a 40 pin, single chip, NMOS CPU-containing instruction decoding and hardware on the same chip. The 8080 has a basic word length of 8 bits and a direct addressability upto 64 K bytes. The 8080 transfers data and internal state information via an 8-bit bidirectional 3-state data bus (D_0 - D_7). It has six control outputs, four power inputs, four control inputs and two clock inputs.

The architecture of INTEL 8080 is given in figure 5.1 and is discussed briefly.




FIG 5.1 FUNCTIONAL BLOCK DIAGRAM OF 8080

5.2.1 Architecture of Intel 8080 Microprocessor

The study of architecture of microprocessor is very useful. The appropriate application of microprocessor is governed by the architecture. Figure 5.1 gives the block diagram of Intel 8080 microprocessor (C.P.U.). It consists of four main sections. These are

- 1) Register array and address logic,
- ii) Arithmetic and logic unit;
- iii) Instruction register and control section
- iv) Bidirectional, 3-state data bus buffer.

5.2.1 Register Array and Address Logic (6,7,9)

The important part of the CPU is the register section. A 16-bit static RAM array has the following organizational sections:

- (i) Six 8 bit general purpose registers may be addressed in pairs named as B,C,D,E and H,L provides single or double precision (16 bit) operations.
- (ii) Program counter (PC)
- (iii) Stack pointer (SP)
- (iv) A temporary register pair called U,Z.

The program counter is a 16 bit register used for the indication of the track of the current instruction and increments upon every instruction fetch. The temporary register pair U-Z is not program addressable and is used only for internal

execution of instructions.

A stack is an area of read/write memory set aside by the programmer in which data or address of the next stack location available in memory are stored and retrieved by stack operation. When data is 'pushed onto the stack', the stack pointer is decremented and when 'Popped' off the SP is incremented.

5.2.1.2 Arithmetic and Logic Unit

The ALU performs arithmetical, logical and rotate operations. The ALU contains the following registers:

- (i) An 8-bit accumulator (A);
- (ii) An 8-bit temporary accumulator (ACT);
- (iii) An 8-bit temporary register (TP); and
- (iv) A 5-bit flag register (zero, Carry, Sign, Parity and Auxiliary Carry)

A 8-bit accumulator is a general purpose register. It serves both as source and destination register for operations involving one other register, the ALU or memory. The DAI instruction ^{with} auxiliary carry is used for the decimal correction of the accumulator.

5.2.1.3 Instruction Register and Control

The instruction register is an 8-bit register. The first byte of an instruction (containing the op-code) is transferred by IC to the decoder and control section for decoding the instruction. The output of the decoder combined with various timing signals and gives control signals for the register array,

ALU, and data buffer blocks. It also generates status and timing signals.

5.2.1.4 External Data Bus Buffer

The data bus buffer is an 8-bit, bidirectional, tri-state, buffer. It isolates the internal bus of the processor from the external data bus (D_0-D_7). The internal bus contents are transferred by it to an 8-bit latch during the output mode. The 8-bit latch drives the data bus output buffers. These buffers are switched off during input or nontransfer operations. Data from the external data bus is transferred to the internal bus in the input mode.

The realization of microprocessor, can be best illustrated by micro-computer (A micro digital computer). Instructions and data are stored in memory. The control unit fetches instructions one at a time from the memory, decodes them, and then executes them. Data needed for execution are fetched from memory, combined with temporary data stored in registers within ALU and restored to the memory.

5.2.2 Pin Configuration of Intel 8080

The study of pin configuration of INTEL 8080 is very important from the application point of view. It gives the informations about the terminal connections where the peripheral devices has to be connected. And also gives the direction of the flow of informations.

The 8080 is a 40pin dual in line package ICOS chip shown in figure 5.2. The following discussion gives the functions of all of the 8080 input output pins.




FIG. 5.2. 8080 CPU PIN CONFIGURATION

(1) ADDRESS BUS

The pins A_0 to A_{15} acts as an address bus. These are 3 state output pins, which gives the address to memory upto 64K, 8-bit word or denotes the input-output device number for upto 256 input devices and 256 output devices. The least significant address bit is denoted by A_0 and most significant bit by A_{15} reading from left to right sequence. (9)

(2) Data Bus- The three state bidirectional 8 pin lines acts as a data bus. The function of this bus is to provide bidirectional communication between the CPU, memory and input/output devices for instruction and data transfer. (9)

(3) S₀N₀- It gives an output signal to indicate the start of each machine cycle.

(4) D₀IN- It is referred as data bus in, gives an output signal to external circuits indicating that the data bus is in the input mode i.e. data bus can accept data if it is empty.

(5) READY- The ready signal indicates to the 8080 that valid memory or input data is available on the 8080 data bus. The signal is used to synchronize the CPU with slower memory or input/output devices. The 8080 will be in wait state for as long as the READY line is low after sending an address out.

(6) WAIT- The wait signal is an output signal. It gives the information that the CPU is in a wait state.

(7) WR (write)- When the informations are to be written into memory or output function, this signal actuates low ($\overline{WR}=0$)

showing that this particular machine cycle is MEMORY WRITE OR OUTPUT function cycle. The data on the data bus is stable while INT signal is active low ($\overline{INT} = 0$).

(8) HOLD- This hold signal requests the CPU to enter the HOLD state. The hold state allows an external device to gain control of the 8080 address and data bus as soon as the 8080 has completed its use of these buses for the current machine cycle. It is recognised under the following conditions:

(1) The CPU is in the HALT state.

(2) The CPU is in the T2 or wait state and the ready signal is active. As a result of entering the HOLD state the CPU address, BUS($A_{15}-A_0$) and data bus (D_7-D_0) will be in their high impedance state. The CPU acknowledges its state with the HOLD ACKNOWLEDGE pin.

(9) HLDA (Hold Acknowledgment) - HLDA given on outgoing signal. It appears with the hold signal. At this time data and Address bus are at high impedance state. The HLDA signal starts at

(1) T3 state for RDY/MEMORY OR INPUT, and

(2) The clock period following T3 for WRITE MEMORY OR OUTPUT operation.

(10) INTERRUPT ENABLE (INT# output) - An interrupt enable line is high acts in coincidence with the θ_2 clock to set the internal interrupt latch. This gives assurance that any interrupt instruction in progress is completed before the INT can be processed.

(11) INTERRUPT (INT input)- CPU recognises an interrupt request on this line at the end of the current instruction or while

halted. If the CPU is in the HALT state or if the interrupt enable flip-flop is reset it will not honour the request.

12. RESET (Input): The reset is an input signal when given to the CPU it, clears the contents of program counter. After RESET, the program starts at location zero in memory. INTB and NLDN flip-flops are also reset and rest remain unchanged.

13. V_{SS} = the V_{SS} pin acts as a ground reference pin.

14. V_{CC} = $+9 \pm 5\%$ volts] used for the peripheral devices or substrate bias

15. V_{DD} = $-5 \pm 5\%$ voltage

16. V_{AG} = $\pm 12 \pm 5\%$ volt = used for the oscillator circuit

17. Φ_1, Φ_2 = Φ_1 and Φ_2 are two clock pulses used by 8080. Sync. signal is related to the rising edge of Φ_2 clock.

5.3 SIMULATION OF 8080 CPU MICROPROGRAM

The simulation is carried out in three parts.

In the first section RIS instructions are developed for different instructions. In the second section arithmetic models are developed for each instruction, simply giving the operation performed by each instruction.

The third section describes the logical model for different instructions corresponding to the RIS instructions. This part gives bit-by-bit operations performed by an instruction.

The RTL predictions, arithmetic module and logical module for C060 instruction set is given in tabular form.

The execution of an instruction is performed in the following sub-cycles.

- (1) Fetch cycle
- (2) Execute cycle

Step 1 Fetch Cycle

- (a) In the fetch cycle the CPU provides the address of an instruction in a memory location via the address bus.
- (b) The address is decoded and the instruction is read from memory into the memory data register of the CPU.

The RTL flowgraph and the arithmetic and logical model for the fetch cycle are given below:

RTL Flow Graph

$$\text{ADDR} \leftarrow \text{PC}$$

$$\text{DDR} \leftarrow \text{I3(ADDR)}$$

$$\text{IN} \leftarrow \text{DDR}$$

$$\text{PC} \leftarrow \text{PC+1}$$

where ADDR denotes address bus of 16 bit long

DDR denotes Data bus of 8 bit length

PC is program counter of 16 bit value

I3 is a 16 bit register

The Arithmetic Model

ADD = PC

DD = M(ADD)

IR = ADD

PC = PC+1

Lonien Model

CALL DD (PC, ADD, 16)

CALL LD_A(I, ADD, DD₁₆, R)

CALL D(I)(DD, IR, I)

CALL TADD (PC, P, PC, D, I)

S-3-2 EXECUTE CYCLE- In the execution cycle, the instruction is decoded and the required operation is performed corresponding to the decoded instructions.

The following notations are used in the simulation:

SR is SOURCE REGISTER

DR is DATA REGISTER

Z is TEMP. REGISTER

T is TEMP. REGISTER

UZ is TEMP. REGISTER PAIR

HL is REGISTER PAIR

TP is TEMPORARY REGISTER

ACT is TEMPORARY ACCUMULATOR

M denotes MEMORY

R is 8 bit REGISTER

L* Denotes MEMORY LOCATION

N is 0 bits

X is 16 bits

D is CARRY BIT

B2 is BYTE 2

B3 is BYTE 3

RP denotes REGISTER PAIR

CC is 8 bit REGISTER

The RTL flow graphs, the Arithmetic models and the logical models for each instructions has been described and are given in a tabular form.

Table continued

NO	NAME	03-CODE	03-CODE	REL. FLOW. CODES	APL. SYNTACTIC TOKEN	SYN. TRANSIT. CODES
1.	REC	2 → 2 REC → 2	2 → (CD)	CD → 2 CD → 2	CDL E. (2,2,11)	CALL E. (2,2,11)
2.	RCV	2 → 2 RCV → 2	2 → (CD)	CD → 2 CD → 2	CDL E. (2,2,11)	CALL E. (2,2,11)
3.	RCV	2 → 2 RCV → 2	2 → (CD)	CD → 2 CD → 2	CDL E. (2,2,11)	CALL E. (2,2,11)
4.	RDL r, data	2 → 2 RDL → 2	2 → (CD)	CD → 2 CD → 2	CDL E. (2,2,11)	CALL E. (2,2,11)
5.	RVR fl, data	2 → 2 RVR → 2	2 → (CD)	CD → 2 CD → 2	CDL E. (2,2,11)	CALL E. (2,2,11)

Section	Function	Op code	Op description								
9.	LINE edit	0x31	2 → <0(2)>	0x7f	~(0(3)(0)(2))	0x1f	~(0(3)(0)(2))	0x1f	~(0(3)(0)(2))	0x1f	~(0(3)(0)(2))
10.	LINE edit	0x31	2 → <0(2)>	0x7f	~(0(3)(0)(2))	0x1f	~(0(3)(0)(2))	0x1f	~(0(3)(0)(2))	0x1f	~(0(3)(0)(2))

acc.	FUNCTION	CALL INSTRUCTION	ARMED INSTRUCTION	ARMED INSTRUCTION NAME	LOCATION
12.	STAN BY	CALL B(EP,ad)	CALL B(EP,ADP,16)	CALL B(EP,ADP,16)	CALL B(EP,ADP,16)
13.	RESET	CALL E,16	CALL E,(D,END,16)	CALL E,(D,END,16)	CALL E,(D,END,16)

AUTOMATON STATE

STATE	TRANSITION	TRANSITION	TRANSITION	TRANSITION	TRANSITION
-------	------------	------------	------------	------------	------------

1. ADD x
 SUCCESS $SIP \leftarrow 01$ $ACT \leftarrow A$ $A \leftarrow ACT, \emptyset$
 $ACT \leftarrow A$ $h[0] \leftarrow$
 CALL READ(ACT, R) CALL READ(AC2, SIP, A, D, R)
 CALL READ(AC2, SIP, A, D, R)
2. ADD n
 10000010 ADDD $\leftarrow \emptyset$ $A \leftarrow ACT, \emptyset$
 $SIP \leftarrow \langle \text{Initial} \rangle$ CALL READ(ACT, R)
 $AC2 \leftarrow \langle \emptyset \rangle$ CALL READ(ACT, R)
 $A \leftarrow ACT, \emptyset$ CALL READ(AC2, SIP, A, D, R)
3. ADD zero
 10000010 $ACT \leftarrow A$ $SIP \leftarrow \langle \emptyset \rangle$
 $SIP \leftarrow \langle \emptyset \rangle$ $A \leftarrow ACT, \emptyset$
 $A \leftarrow ACT, \emptyset$ $SIP \leftarrow \langle \emptyset \rangle$
4. ADC x
 SUCCESS $SIP \leftarrow 01$ $ACT \leftarrow A$ $A \leftarrow ACT, \emptyset$
 $ACT \leftarrow A$ $h[0] \leftarrow$
 CALL READ(ACT, R) CALL READ(SIP, R, AC2, R)
 CALL READ(AC2, SIP, A, D, R)
5. ACT data
 10001110 $ACT \leftarrow A$ $SIP \leftarrow \langle p(2) \rangle$
 $A \leftarrow ACT, \emptyset$ $ACT \leftarrow A$
 $ADD \leftarrow \emptyset$ $A = ACT(\emptyset), \emptyset$
 $SIP \leftarrow \langle \emptyset \rangle$ CALL READ(ACT, R, AC2, R)
 $ACT \leftarrow \langle \emptyset \rangle$ CALL READ(AC2, SIP, A, D, R)
 $A \leftarrow ACT(SIP, A, D, R)$
6. ACT n
 outcome $ACT \leftarrow \emptyset$ $SIP \leftarrow \langle \emptyset \rangle$
 $ACT \leftarrow \langle \emptyset \rangle$ $A \leftarrow ACT(SIP, A, D, R)$
 $A \leftarrow \langle \emptyset \rangle$

Seq.	FUNCTION	CC-CODE	CC-CODE	FUNCTION	LOGICAL NAME
7.	SUB *			ACT → IN ACT → A A → ADD-IN	CALL D((IN,ACT,II)) CALL D((A,ACT,II)) CALL SUB((IN,ACT,II)) CALL SUB((A,ACT,II))
8.	END II			ADD→ IN IN → R(ACR) ACR → (A) A → ACT-IN	CALL D((IN,ACT,II)) CALL D((R,ACT,II)) CALL ADD((IN,ACT,II)) CALL ADD((R,ACT,II))
9.	END DATA			ACT → A QD → (D2) A → ACT-IN	CALL D((A,ACT,II)) CALL D((D2,ACT,II)) CALL END((ACT,II))
10.	END			ACT → A IN → IN A → ACT-IN	CALL D((A,ACT,II)) CALL D((IN,ACT,II)) CALL END((ACT,II)) END

No.	INSTNAME	OPCODE	REG. FROM GPR	REG. TO GPR	FUNCTION CODE
-----	----------	--------	---------------	-------------	---------------

11. $\text{ADD } R \text{ AND } R$
- $A \leftarrow A + B$
 $B \leftarrow CDR$
 $C \leftarrow CDR$
 $D \leftarrow CDR$
 $E \leftarrow CDR$
- $\text{CALL } ADD(R, ADD(R, R))$
 $\text{CALL } ADD(R, ADD(R, R))$
12. $\text{CALL } \text{DATA}$
- $A \leftarrow A - 2(B)$
 $B \leftarrow CDR$
 $C \leftarrow CDR$
- $\text{CALL } DATA(ACS, B)$
 $\text{CALL } DATA(ACS, B)$
 $\text{CALL } DATA(ACS, B)$
 $\text{CALL } DATA(ACS, B)$
 $\text{CALL } DATA(ACS, B)$
13. $\text{CALL } \text{DATA}$
- $S \leftarrow SR$
 $R \leftarrow SR$
 $A \leftarrow SR$
 $SR \leftarrow R$
- $\text{CALL } DATA(SR, SR)$
 $\text{CALL } DATA(SR, SR)$
 $\text{CALL } DATA(SR, SR)$
 $\text{CALL } DATA(SR, SR)$
 $\text{CALL } DATA(SR, SR)$
14. $\text{CALL } R$
- $A \leftarrow (CDR)(R)$
 $R \leftarrow R$
 $H \leftarrow H(R)$
 $CDR \leftarrow R$
 $R \leftarrow R$
- $\text{CALL } R(DR, ADD(R, R))$
 $\text{CALL } R(DR, ADD(R, R))$

3. LOCALISED GROUP

S.NO.	STRUCTURE	CO-CODE	FILM POSITION	ANALYTIC LOGIC	LOGICAL CODE
1.	AND R	10100000	STC → ST AC2 ← A V ← AC3 ∧ AC4	Does not exists	CALL B(SR,3(M2,P)) CALL B(A,ACT,P) CALL AND(AC1,AC2,V,P)
2.	AND R	01000000	AC3 ← (IN.) STC ← P(AC2) AC2 ← f(i) V ← AC2&AC3	Does not exists	CALL PATH(ADD,P) CALL LOAD(H,ADD,STC,M,P) CALL SET(V,ACT,P) CALL AND(AC2,STC,A,P)
3.	NOT DATA	11100000	AC3 ← A DNE <(P)> STC → ST V ← (AC2)A(AC3)	Does not exists	CALL B(V,ACT,P) CALL B(ST,STC,P) CALL NOT(AC2,STC,A,P)
4.	NOT R	20101000	AC7 ← A STC ← ST V ← AC7⊕ST	Does not exists	CALL B(0,ACT,P) CALL B(STL,ADD,P) CALL LOAD(H,ADD,STC,E,P) CALL XOR(AC7,STC,A,P)
5.	XOR R	01100000	AC2 ← A ADD ← H STC ← P(AC2) V ← (AC2)⊕(AC3)	Does not exists	CALL B(0,ACT,P) CALL B(STL,ADD,P) CALL LOAD(H,ADD,STC,E,P) CALL XOR(AC2,STC,A,P)

no	reaction	or-ccdc	ter-polycaten	monomer	logical rule
11. GPC II	10111100	ACB → B GCD → H(GCD) ACB → A ACB → S(G)	IP(ACB, B, GCD)2+0 IP(ACB, H(GCD), GCD)2+0 IP(ACB, A)2+0 IP(ACB, S(G))2+0	IP(ACB, B, GCD)2+0 IP(ACB, H(GCD), GCD)2+0 IP(ACB, A)2+0 IP(ACB, S(G))2+0	CELL_G(A, B, C, D) CELL_G(B, A, C, D) CELL_G(C, A, B, D) CELL_G(D, A, B, C)
12. cat. ester	12111100	ACB → A GCD → (GCD, GCD) IP(ACB, GCD)2+1 IP(ACB, GCD)2+1 CV = 0	IP(ACB, GCD)2+0 IP(ACB, GCD, GCD)2+0 GCD → GCD IP(ACB, GCD, GCD)2+1 IP(ACB, GCD)2+1	IP(ACB, GCD)2+0 IP(ACB, GCD, GCD)2+0 GCD → GCD IP(ACB, GCD, GCD)2+1 IP(ACB, GCD)2+1	CELL_G(A, B, C, D) CELL_G(B, A, C, D) CELL_G(C, A, B, D) CELL_G(D, A, B, C)
13. RNC	00000111		ACB → A B → B2 ACB	Does not effect	CELL_D(A, B, C, D) CELL_D(B, A, C, D) CELL_D(C, A, B, D) CELL_D(D, A, B, C)
14. RNC			ACB → A A → B2 ACB CV → A(7) CV → A(7)	Does not effect	CELL_E(A, B, C, D) CELL_E(B, A, C, D) CELL_E(C, A, B, D) CELL_E(D, A, B, C)

S.No.	REASON	OF-GPS	RELAY	CARD	AUXILIARY CARD	ROUTE	LOGICAL ROUTE
15.	DCN A	BB → CC totencno	BB → CC totencno	A → PC-1 CC → A			CALL E-(A,3B,B) CALL C-(A,F,A,F) CALL B-(A,F,A,F) CALL D-(A,F,A,F)
16.	DCN B			(CCWY)H → CCWY A → PC-1 PC → PC-1 PCO → BB BB → A A → CCWY	T((BB))=T((PC)) T((PC))=T((CCWY))		CALL D-(A,F,A,F) CALL C-(A,F,A,F) CALL B-(A,F,A,F) CALL E-(A,F,A,F) CALL F-(A,F,A,F) CALL G-(A,F,A,F) CALL H-(A,F,A,F) CALL I-(A,F,A,F) CALL J-(A,F,A,F) CALL K-(A,F,A,F) CALL L-(A,F,A,F) CALL M-(A,F,A,F) CALL N-(A,F,A,F) CALL O-(A,F,A,F) CALL P-(A,F,A,F) CALL Q-(A,F,A,F) CALL R-(A,F,A,F) CALL S-(A,F,A,F) CALL T-(A,F,A,F) CALL U-(A,F,A,F) CALL V-(A,F,A,F) CALL W-(A,F,A,F) CALL X-(A,F,A,F) CALL Y-(A,F,A,F) CALL Z-(A,F,A,F)
17.	DCN C						CC → (CY)CCWY ACW → BB BB → CC A → CCWY BB → A A → CCWY BB → A CC → CCWY

S.no.	METHODIC	OP-CODE	KQL INSTRUCTION	ANALYTIC P.ML.	LOGICAL MODEL
15.	FAL		ACT \leftarrow A CV \leftarrow A(7) A \leftarrow BLACT A(0) \leftarrow CV	Does not exist	CALL L. (A,ACT,B) CV=A(7) CALL BL(ACT,A,B) A(0)=CV
16.	FOR		ACOUNT ACT \leftarrow A CV \leftarrow A(0) A \leftarrow EFFECT A(7) \leftarrow CV	Does not exist	CALL PR(A,ACT,B) CV=A(0) CALL BN(ACT,A,B) A(7)=CV
17.	CRA		COLLECT A \leftarrow \bar{A}		A = -1 CALL CON(A,A,B)
18.	C+C		COLLECT CV \leftarrow CV		CV = -CV CALL CON (CV,CV,B)
19.	INC		COLLECT CV \leftarrow 1		CV = 1.0 CV = .TRUE.

S-NO	ENTITLED	OF COURSE	INTRODUCTION	ADMISSION
------	----------	-----------	--------------	-----------

LOGICAL PROBLEMS

S.No.	FUNCTION	OP-CODE	PCL-REGISTERS	ACRONYMIC NOTATION	LOGICAL NOTATION
5.	PER	1100001	ADD → D PCL → R(MOD)	PCL = R(C) PCL = D(MOD)	IF(C) THEN R ← D ELSE R ← R(MOD)
6.	R Condition	1100000	ADD → D PCL → R(MOD)	ADD(C) = 0 TO 10 IF(C < 10)	IF(C < 10) THEN ADD(C) ← 0 ELSE ADD(C) ← 10
7.	PCL	1110011	PCN → H PCL → L	PCN = H PCL = L	PCN = H PCL = L

S.No. | **Instruction** | **Op-Code** | **Op-Address** | **Arithmetic Logic** | **Logical Op-Op**

5.	MOV	11000000	ADD → SP PC1 → SP+2 PC2 → SP+1 PC3 → SP+0	ADD → SP PC1 → SP+2 PC2 → SP+1 PC3 → SP+0	6. In Condition second
6.	CALL	10000000	IP ← SP PC1 → SP+2 PC2 → SP+1 PC3 → SP+0	IP ← SP PC1 → SP+2 PC2 → SP+1 PC3 → SP+0	7. CALL
7.	RET	10000000	IP ← SP PC1 → SP+2 PC2 → SP+1 PC3 → SP+0	IP ← SP PC1 → SP+2 PC2 → SP+1 PC3 → SP+0	8. RET
8.	ADD	00000000	ADD → SP PC1 → SP+2 PC2 → SP+1 PC3 → SP+0	ADD → SP PC1 → SP+2 PC2 → SP+1 PC3 → SP+0	9. ADD
9.	CALL	10000000	IP ← SP PC1 → SP+2 PC2 → SP+1 PC3 → SP+0	IP ← SP PC1 → SP+2 PC2 → SP+1 PC3 → SP+0	10. CALL
10.	RET	10000000	IP ← SP PC1 → SP+2 PC2 → SP+1 PC3 → SP+0	IP ← SP PC1 → SP+2 PC2 → SP+1 PC3 → SP+0	11. RET
11.	ADD	00000000	ADD → SP PC1 → SP+2 PC2 → SP+1 PC3 → SP+0	ADD → SP PC1 → SP+2 PC2 → SP+1 PC3 → SP+0	12. ADD
12.	CALL	10000000	IP ← SP PC1 → SP+2 PC2 → SP+1 PC3 → SP+0	IP ← SP PC1 → SP+2 PC2 → SP+1 PC3 → SP+0	13. CALL
13.	RET	10000000	IP ← SP PC1 → SP+2 PC2 → SP+1 PC3 → SP+0	IP ← SP PC1 → SP+2 PC2 → SP+1 PC3 → SP+0	14. RET
14.	ADD	00000000	ADD → SP PC1 → SP+2 PC2 → SP+1 PC3 → SP+0	ADD → SP PC1 → SP+2 PC2 → SP+1 PC3 → SP+0	15. ADD
15.	CALL	10000000	IP ← SP PC1 → SP+2 PC2 → SP+1 PC3 → SP+0	IP ← SP PC1 → SP+2 PC2 → SP+1 PC3 → SP+0	16. CALL
16.	RET	10000000	IP ← SP PC1 → SP+2 PC2 → SP+1 PC3 → SP+0	IP ← SP PC1 → SP+2 PC2 → SP+1 PC3 → SP+0	17. RET

3. SOURCE, I/O, AND MACHINE LANGUAGE STATE

Source Language	I/O Devices	Machine Language	Logical Flow
1. RUN	PC → PC-1	ADD → DD DD → DS DS → SP-2	ADD → DS → SP-2 → DS → ADD
2. PLOAD	PC → PC-1 DS → DS → SP-1 SP-1 → SP → DS	LDADD → DS DS → SP-1 SP-1 → SP → DS	LDADD → DS → SP-1 → SP → DS
3. PLOAD	PC → PC-1 DS → DS → SP-1 SP-1 → SP → DS DS → DS → SP-1 SP-1 → SP → DS	LDADD → DS DS → SP-1 SP-1 → SP → DS DS → DS → SP-1 SP-1 → SP → DS	LDADD → DS → SP-1 → SP → DS → DS → SP-1 → SP → DS

No.	non-terminal	terminal	semantic rule	local rule
3.	pop x;	line001	ADD > SP	SP = SP+2
4.	push x;	line002	SP > SP-2	SP = SP-2
5.	call M(S);	line003	CALL LOCAL	CALL M(S)
6.	call L(S);	line004	CALL LOCAL	CALL L(S)
7.	call R(S);	line005	CALL LOCAL	CALL R(S)
8.	call T(S);	line006	CALL LOCAL	CALL T(S)
9.	call U(S);	line007	CALL LOCAL	CALL U(S)
10.	call V(S);	line008	CALL LOCAL	CALL V(S)
11.	call W(S);	line009	CALL LOCAL	CALL W(S)
12.	call X(S);	line010	CALL LOCAL	CALL X(S)
13.	call Y(S);	line011	CALL LOCAL	CALL Y(S)
14.	call Z(S);	line012	CALL LOCAL	CALL Z(S)
15.	add x,y;	line013	ADD x,y	x = y + x
16.	sub x,y;	line014	SUB x,y	x = x - y
17.	mult x,y;	line015	MULT x,y	x = y * x
18.	div x,y;	line016	DIV x,y	x = x / y
19.	neg x;	line017	NEG x	x = -x
20.	not x;	line018	NOT x	x = !x
21.	load x;	line019	LOAD x	x = MEM[x]
22.	store x;	line020	STORE x	MEM[x] = x
23.	move x;	line021	MOVE x	x = x
24.	label L;	line022	LABEL L	L = L
25.	jump L;	line023	JUMP L	L = L
26.	jumpcond L;	line024	JUMPCOND L	L = L
27.	branch L;	line025	BRANCH L	L = L
28.	branchcond L;	line026	BRANCHCOND L	L = L
29.	return;	line027	RETURN	None
30.	exit;	line028	EXIT	None
31.	return;	line029	RETURN	None
32.	exit;	line030	EXIT	None
33.	halt;	line031	HALT	None
34.	add x,y;	line032	ADD x,y	x = y + x
35.	sub x,y;	line033	SUB x,y	x = x - y
36.	mult x,y;	line034	MULT x,y	x = y * x
37.	div x,y;	line035	DIV x,y	x = x / y
38.	neg x;	line036	NEG x	x = -x
39.	not x;	line037	NOT x	x = !x
40.	load x;	line038	LOAD x	x = MEM[x]
41.	store x;	line039	STORE x	MEM[x] = x
42.	move x;	line040	MOVE x	x = x
43.	label L;	line041	LABEL L	L = L
44.	jump L;	line042	JUMP L	L = L
45.	jumpcond L;	line043	JUMPCOND L	L = L
46.	branch L;	line044	BRANCH L	L = L
47.	branchcond L;	line045	BRANCHCOND L	L = L
48.	return;	line046	RETURN	None
49.	exit;	line047	EXIT	None
50.	halt;	line048	HALT	None

S.No.	Mnemonic	Op-CODE	Op. Production	ARITHMETIC VALUE	Logical Value
1.	ADD	000	$B \leftarrow B + C$	$B = 10H$ (0000,10,00)	$B = 10H$ (0000,10,00)
2.	MOV	001	$H \leftarrow HN$	$H = 00H$ (0000,00,00)	$H = 00H$ (0000,00,00)
3.	INC	010	$PC \leftarrow PC+1$	$PC = 0000$ (0000,00,00)	$PC = 0001$ (0000,00,01)
4.	ADD	011	$CALC. ADD(OP,P,SP,L,R)$	$CALC. ADD(OP,P,SP,L,R)$	$CALC. ADD(OP,P,SP,L,R)$
5.	MOV	100	$CALL L(00H,00H)$	$CALL L(00H,00H)$	$CALL L(00H,00H)$
6.	SHL	101	$SHL \leftarrow H.L$	$SHL = 00H$ (0000,00,00)	$SHL = 00H$ (0000,00,00)
7.	SHL	110	$SHL \leftarrow H.L$	$SHL = 00H$ (0000,00,00)	$SHL = 00H$ (0000,00,00)
8.	SHL	111	$SHL \leftarrow H.L$	$SHL = 00H$ (0000,00,00)	$SHL = 00H$ (0000,00,00)
9.	MOV	110	$A \leftarrow D3H$	$A = D3H$ (100,110,110)	$A = D3H$ (100,110,110)
10.	MOV	111	$B \leftarrow D0H$	$B = D0H$ (000,110,110)	$B = D0H$ (000,110,110)
11.	MOV	111	$A \leftarrow B$	$A = B$ (000,110,110)	$A = B$ (000,110,110)
12.	MOV	111	$D3H \leftarrow A$	$D3H = A$ (100,110,110)	$D3H = A$ (100,110,110)
			$DATA = A$	$DATA = A$	$DATA = A$
			$DATA = B$	$DATA = B$	$DATA = B$
			$DATA = C$	$DATA = C$	$DATA = C$
			$DATA = D$	$DATA = D$	$DATA = D$
			$DATA = E$	$DATA = E$	$DATA = E$
			$DATA = F$	$DATA = F$	$DATA = F$
			$DATA = G$	$DATA = G$	$DATA = G$
			$DATA = H$	$DATA = H$	$DATA = H$
			$DATA = I$	$DATA = I$	$DATA = I$
			$DATA = J$	$DATA = J$	$DATA = J$
			$DATA = K$	$DATA = K$	$DATA = K$
			$DATA = L$	$DATA = L$	$DATA = L$
			$DATA = M$	$DATA = M$	$DATA = M$
			$DATA = N$	$DATA = N$	$DATA = N$
			$DATA = O$	$DATA = O$	$DATA = O$
			$DATA = P$	$DATA = P$	$DATA = P$
			$DATA = Q$	$DATA = Q$	$DATA = Q$
			$DATA = R$	$DATA = R$	$DATA = R$
			$DATA = S$	$DATA = S$	$DATA = S$
			$DATA = T$	$DATA = T$	$DATA = T$
			$DATA = U$	$DATA = U$	$DATA = U$
			$DATA = V$	$DATA = V$	$DATA = V$
			$DATA = W$	$DATA = W$	$DATA = W$
			$DATA = X$	$DATA = X$	$DATA = X$
			$DATA = Y$	$DATA = Y$	$DATA = Y$
			$DATA = Z$	$DATA = Z$	$DATA = Z$

The simulation of INTEL 6080 is best illustrated by the following example.

EXAMPLE - WRITE THE SIMULATION PROGRAM FOR THE ADDITION OF TWO 16 DIGIT-BCD NUMBERS NAMED AS NA AND NB.

It is assumed that the locations for NA and NB are known and the sum of NA and NB is stored in the memory locations previously assigned to RA.

The following allocations are made for the memory.

MEMORY	200-207 ₁₆	NA
	208-30F ₁₆	NB
D-BIT REGISTERS	D and E	LOCA
H-BIT REGISTERS	H and L	LOCB
MICRO- PROCESSOR	C	IC

Once the locations of the variables have been specified, the program in machine language can be written down.

STEPS USED IN WRITING PROGRAM

The following sequence is to be followed for the program written by using 6080 instructions.

- (1) Load D and E immediately with 100₁₆, the address of NA₁.
- (2) Load H and L immediately with 100₁₆, the address of NB₁.
- (3) Load C with 0.
- (4) Clear the carry flag by the exclusive-OR of A with A.

- (5) Load A with contents of the address specified by D and E.
- (6) Load A with carry to contents of the address specified by H and L.
- (7) Decimal adjust accumulator.
- (8) Store A in the location addressed by D and E.
- (9) Increment the address stored in H and L.
- (10) Increment the address stored in D and E.
- (11) Decrement
- (12) Jump to step 9 if zero flag is not set by step 11.

If the program is stored in ROM with the starting location 500_{16} , then the ROM will contain the binary information.

S.No.	Mnemonic	Machine Code	Locat-tion	Contents (Binary)	Instruction	Operation
1.	NOP	00010001	500	00010001	No-operation	Clear counter Reset the system
2.	LXI D	00010001	501	00000000	$D \leftarrow \langle B_2 \rangle$	$E \leftarrow 0$
			502	00000001	$D \leftarrow \langle B_3 \rangle$	$D \leftarrow 1$
3.	LXI H	00100001	503	00100001	Load Immediate	-
			504	00001000	$H \leftarrow \langle B_2 \rangle$	$L \leftarrow 08$
			505	00000001	$H \leftarrow \langle B_3 \rangle$	$H \leftarrow 01$
4.	MVI C	00001110	506	00001110	$C \leftarrow \langle B_2 \rangle$	Load counter $C \leftarrow 08$
	-	-	507	00001000		
5.	XRA A	10101111	508	10101111	$A \leftarrow A + A$	Carry Flag $\leftarrow 0$
6.	LDAX D	00011010	509	00011010	$A \leftarrow [D](E)$	$A \leftarrow [D](B)$
7.	ADC H	10001110	50A	10001110	$A \leftarrow A + [H]$ $(L)]$	$A \leftarrow A + [H](L)]$ carry carry

6.	DAA	00100111 503	00100111	Decimal Adjust accumulator	Decimal Adjust accumulator
9.	STAX D	00010010 50C	00010010	$[(D)(E)] \leftarrow A$	$[(D)(E)] \leftarrow A$
10.	INX H	00100011 50D	00100011	$H, L \leftarrow H, L+1$	$H, L \leftarrow H, L+1$
11.	INX D	00010011 50B	00010011	$D, E \leftarrow D, E+1$	$D, E \leftarrow D, E+1$
12.	DCRC	00001101 50F	00001101	$C \leftarrow C-1$	$C \leftarrow C-1$
13.	JNZ	11000010 510	11000010	IF(ZERO), $PC \leftarrow \langle B3 \rangle \times B2 \rangle$	IF(ZERO)
14.		511	00001001	—	$PC \leftarrow 509$
15.	-	512	00000101	—	JUMP TO STEP 3

Nineteen memory locations are required for the program. The location of each instruction must be catalogued in order to implement the JUMP instruction. The byte B2 and B3 at location 510, for example, refer to the address of a previous instruction.

The logical simulation program for the above machine language program is given below:

```

C   C   SIMULATION PROGRAMMER FOR THE ADDITION OF
C   C   TWO SIXTEEN DIGIT NUMBERS
C   N = NO. OF BITS/WORD, M=NO. OF BITS/INSTRUCTION
C   NOS. ARE IN HEXADECIMAL CODE; INPUT IN BINARY
C   B2 = BYTE TWO; B3 = BYTE THREE
C   CI= COUNTER; H,L ARE TWO 8-BIT REGISTERS
C   D,E ARE TWO 8-BIT REGISTER, H = REGISTER
C   PAIR OF 16-BIT; D = REGISTER PAIR OF 16-BIT
C   P= TEMP REGISTER OF 16-BIT
C   T= TEMP REGISTER OF 6-BIT

```

CALL EQ(WZ,DE,16)
PRINT 60,PC,A,DE
GO TO 50
C LDX H
C LOAD REGISTER PAIR HL IMMEDIATELY
CALL EQUAL(B2,9,16,Z,1,S)
CALL TADD(PC,P,PC,D,MN)
CALL EDUAL(B3,17,24,N,1,S)
CALL EQUAL(W,1,S,WZ,1,S)
CALL EDUAL(Z,1,S,WZ,S,16)
CALL EI(WZ,HL,16)
PRINT 60,PC,A,HL
C GO TO 50
C MUL C
C MOVE IMMEDIATE COUNTER
CALL EQUAL(B2,9,16,DDB,1,S)
CALL EDUAL(DDB,1,S,DR,1,S)
PRINT 70,PC,A,C
GO TO 50
C XRA A
C EXCLUSIVE OR WITH A
CALL EQ(A,ACT,N)
CALL EQ(SR,TMP,N)
CALL EXOR(ACT,TMP,A,N)
PRINT 75, PC,A
GO TO 50
C LDAX D

6.	DAA	001000111 50B	001000111	Decimal Adjust accumulator	Decimal Adjust accumulator
9.	STAX D	000100010 50C	000100010	$[(D)(E)] \leftarrow A$	$[(D)(E)] \leftarrow A$
10.	INX H	001000111 50D	001000111	$H, L \leftarrow H, L+1$	$H, L \leftarrow H, L+1$
11.	INX D	000100011 50E	000100011	$D, E \leftarrow D, E+1$	$D, E \leftarrow D, E+1$
12.	DCRC	000001101 50F	000001101	$C \leftarrow C-1$	$C \leftarrow C-1$
13.	JNZ	110000010 510	110000010	IF(ZERO); $PC \leftarrow \langle B_5 \rangle \langle B_2 \rangle$	IF(ZERO)
14.		- 511	000001001	—	$PC \leftarrow 509$
15.	-	- 512	000001001	—	JUMP TO 500B

Nineteen memory locations are required for the program. The location of each instruction must be catalogued in order to implement the JUMP instruction. The byte B2 and B3 at location 510, for example, refer to the address of a previous instruction.

The logical simulation program for the above machine language program is given below:

```

C   C   SIMULATION PROGRAMMER FOR THE ADDITION OF
C   C   TWO SIXTEEN DIGIT NUMBERS
C   N = NO. OF BITS/WORD, I1=NO. OF BITS/INSTRUCTION
C   I10S ARE IN HEXADECIMAL CODE; INPUT IN BINARY
C   B2 = BYTE TWO; B3 = BYTE THREE
C   CI= COUNTER; H,L ARE TWO 8-BIT REGISTERS
C   D,E ARE TWO 8-BIT REGISTER, H = REGISTER
C   PAIR OF 16-BIT; D = REGISTER PAIR OF 16-BIT
C   P= TEMP REGISTER OF 16-BIT
C   T= TEMP REGISTER OF 6-BIT

```

```

INTEGER IA,JD
LOGICAL L(8),ACT(8),D(8),E(8),H(8),L(8),DE(16),T(8),
$      HL(16),ADDB(16),PC(16),P(16),IMP(8),DD3(8)
$      D,Z(4)

READ(S,20)L,MTI,N,Z
WRITE(6,11)

CALL FILLEN(H,L,N)
CALL PROFILE(H,L,N)
CALL COM(IR,IRC,N)
CALL FALSE(P,P,MTI)
P(MT) = TRUE
CALL FALSE(T,T,H)
T(N) = TRUE

C      FETCH CYCLE
50 CALL ED(PC,ADDO,16)
CALL LODA(H,ADDB,IR,LE,N)
CALL TADD(PC,P,PC,D,MTI)

C      DECODING PART OF FETCHED INSTRUCTION
C      DECODE ALL TYPES OF INSTRUCTIONS
C      BIT-BY-BIT DECODING IS MADE, NOT GIVEN HERE.
C      EXECUTION OF DECODED INSTRUCTIONS
C      LXID,
C      LOAD REGISTER PAIR D AND E IMMEDIATE
CALL EQUAL(B2,9,16,Z,1,0)
CALL TADD(PC,P,PC,D,MTI)
CALL EQUAL(B3,17,24,V,1,0)
CALL EQUAL(V,1,0,VZ,1,0)
CALL DUAL(Z,1,0,VZ,9,16)

```

CALL EQ(WZ,DE,16)
PRINT 60,PC,A,DE
GO TO 50
C LXII: H
C LOAD REGISTER PAIR HL IMMEDIATELY
CALL EQUAL(B2,9,16,Z,1,8)
CALL TADD(PC,P,PC,D,MM)
CALL EDUAL(B3,17,24,N,1,8)
CALL EQUAL(W,1,8,WZ,1,8)
CALL EQUAL(Z,1,8,WZ,5,16)
CALL EQ(WZ,HL,16)
PRINT 60,PC,A,HL
C GO TO 50
C MUL C
C MOVE IMMEDIATE COUNTER
CALL EQUAL(B2,9,16,0DB,1,8)
CALL EQUAL(0DB,1,8,DR,1,8)
PRINT 70,PC,A,C
GO TO 50
C XRA A
C EXCLUSIVE OR WITH A
CALL EQ(A,ACT,N)
CALL EQ(SR,TMP,N)
CALL EXOR(ACT,TMP,A,N)
PRINT 75,PC,A
GO TO 50
C LDAX D

C LOAD ACCUMULATOR WITH THE REGISTER PAIR DIRECTLY

C CALL ED (DE,RP,IN)

C CALL E1(RP,ADDB,IN)

C CALL LODA(H,ADDB,A,L^E,N)

PRINT 79, PC,A

GO TO 50

C ADC H

C ADD MEMORY WITH CARRY

C CALL E1(HL,ADDB,IN)

C CALL LODA(H,ADDB,TMP,L^E,N)

C CALL ED(A,ACT,N)

C CALL TADD(TMP,T,TMP,D,N)

C CALL TADD(ACT,TMP,A,D,N)

PRINT 80,PC,HL,A

GO TO 50

C DAA

C 2.0110

C DECIMAL ADJUST ACCUMULATOR

IF(S,GT,9) GO TO 5

S GO TO 55

S CALL TADD(Z,S,A,D,4)

55 PRINT 80,PC,HL,S

GO TO 50

C STAK D

C STORE ACCUMULATOR IN REGISTER PAIR D DIRECTLY

C CALL ED(RP,ADDB,IN)

CALL LDCH(A,N,ADDB,L^H,H)
 CALL PRINCI(H,L^H,N)
 GO TO 50
 C
 INX H
 C
 INCREASE REGISTER PAIR H
 CALL ED(HL,RP,HEI)
 CALL TADD(RP,P,RP,D,HTI)
 PRINT 60,PC,A,HL
 GO TO 50
 C
 INX D
 C
 INCREASE REGISTER PAIR D
 CALL ED(DE,RP,HD)
 CALL TADD(RP,P,RP,D,HD)
 PRINT 60,PC,A,DE
 GO TO 50
 C
 DCR C
 C
 DECREMENT COUNTER C BY ONE
 CALL ED(DR,TIP,N)
 CALL COM(T,T,N)
 CALL TADD(TIP,T,A,N)
 CALL ED(A,SR,N)
 PRINT 70,PC,A,C
 GO TO 50
 C
 JNZ
 C
 JUMP IF NOT ZERO
 IF(.NOT.(ZERO))GO TO 10
 ELSE GO TO 50
 10 CALL EQUAL(B2,9,16,ADDB,1,8)

```

10 CALL LODA (H,ADDB,Z,LE,N)
    CALL EQUAL(B3,17,24,ADDB,9,16)
    CALL LODA (H,ADDB,V,LE,N)
    CALL EQUAL (V,1,0,VZ,9,16)
    CALL EQUAL(Z,1,B,MZ,1,0)
    CALL EQ(VZ,PC,16)
    PRINT 60,PC,A,HL
    PRINT 110
    STOP

20 FORMAT(3I6)
11 FORMAT(10X 'L= ',I4,20X 'T1= ',I4,10X 'T= ',I4)
60 FORMAT(10X 'PC= ',16I2,10X, 'A= ',8I2,10X 'DE= ',16I2)
70 FORMAT(10X 'PC = ', 16I2, 5X'A = ',8I2,5X'C = ',8I2)
75 FORMAT(10X 'PC= ', 16I2, 10X'A= ',8I2)
80 FORMAT(10X 'PC= ',16I2,10X' HL= ',16I2,5X,'A= ',8I2)
110 FORMAT(10X 'FINAL MEMORY CONTENTS')
END

```

From the above simulation program, it is clear that in the absence of the microprocessor one can get the tested desired output of his designed digital system on an existing digital computer before its hardware implementation.

The advantage of software is that it is a nonrecurring cost item.

CONCLUSION

In this dissertation a theoretical study has been made to simulate a digital systems on an existing computer. R.T.L. language is developed to permit description of the internal operation of digital system. R.T.L. is still an informal method that is in the formative stages; but is very useful in the development of complex digital systems. The R.T.L. modules reflect the hardware of the system in a sequential manner.

R.T.L. flow charts relieves the designer of many tedious details and repetitive operations of and eliminate logical inconsistencies, timing conflicts and logical errors. Knowing R.T.L. flow chart one can proceed to either simulate the system on a digital computer or to the hardware implementation side of the system. The simulation of a digital system is carried out either by Arithmetic model approach or by Logic model approach.

The Arithmetic model approach is simple and very concise. It takes less time to run a program. It does not give the details of the system. Wherever the details are not of such importance this approach is very useful.

The Logic model approach is not concise and it takes more time to run a program. There is one to one correspondence between the RTL flow chart and logical model of a given system. The logical model gives bit by bit details of the system.

The simulation methods become very useful when microprocessors are not available as a physical component. Nevertheless one is interested in studying the application of microprocessors in different fields of process controlled system, in such a case once a machine language program has been developed for a particular applications, this machine language program can be tested, if the microprocessor simulation program is available, does even in the absence of even in the case of non-availability of the components for testing prototypes on bread board research can progress in a field of application of microprocessors.

Further advancement is possible in simulation models and development of sub-routines. The two approaches, the Arithmetic model approach and the Logic model approach can be combined together to produce a third h HYBRID approach, to can call them ARITHMETICO-LOGIC MODEL. This model can take care off and this model shall have advantages of both systems. Subroutines which can be developed to suit this model.

REFERENCES

1. BREWER, MILVIN(ed.), 'Digital System Design Automation: Languages, Simulation and Data base', Woodland Hills, California: Computer Science Press, Inc., 1975.
2. CHU, YACHAN, 'Computer Organization and Microprogramming', Englewood Cliffs, N.J.: Prentice-Hall, Inc., 1972.
3. TAYLOR, H.KLINE, 'Digital Computer Design' Franklin P.Kuo, Editor, Englewood Cliffs, N.J. Prentice-Hall, Inc., 1977.
4. MARBACCI, H.R., 'A Comparison of Register Transfer Languages for Describing Computers and Digital Systems', IEEE Trans.Computer, Vol.C-24, 1975, pp.133-50.
5. RIVETE, V.THOMAS, 'Fundamentals of Digital System Design', Englewood Cliffs, N.J., Prentice-Hall, Inc., 1975.
6. SCUZZI, BRAKKE, 'Microprocessors and Microcomputers', New York: John Wiley and Sons, 1976.
7. HILDEBRAND, L.JOHN and JULICH, M.PAUL, 'Microcomputers, Microprocessors, Hardware, Software, and Applications', Englewood Cliffs, N.J.: Prentice Hall, Inc., 1976.
8. RAJARAJI, V. and RADHAKRISHNA, J. 'An Introduction to Digital Computer Design', Englewood Cliffs, N.J.: Prentice-Hall, Inc., 1978
9. INTEL COED MANUAL, 1979
10. BELL,C.G., EGERT, J.L., CARON, J., and WILLIAMS, P., 'The Description and Use of (RE)3 register transfer modules', IEEE Trans.Computers C22, p.493-500, 1972.

APPENDIX-A

117

```
C000 SUBROUTINE FILMEM(M,L,N,O)
C      FILL FIRST L LOCATIONS IN MEMORY,M, FROM DATA CARDS
C      S OCTAL NUMBERS/CARDS, FORMAT 110
C      N=BITS /WORD
C      IMPLICIT INTEGER(0)
C      LOGICAL•1 M(L,N)
C      WRITE(6+89)
C      DO 20 J=1,L
20    PRINT 93,J,(M(J,I),I=1,N)
C      WRITE(6+05)
C      RETURN
B5    FORMAT (000/000)
89    FORMAT(20X,OMEMORY CONTENTS/20X,0-----0/)
93    FORMAT(19X,13+60L2)
C      END
C      SUBROUTINE LOTO(L,O,N)
C000  L=LOGICAL, O=OCTAL, N=BITS/L
C      INTEGER O
C      LOGICAL•1 L(N)
C      ACCOUNT FOR SIGN
J=0
IF (.NOT.L(1)) GO TO 5
CALL TCOM (L,N)
J=1
C      CONVERSION PROPER
5      O=0
DO 2 I=1,N,3
O=O•10
IF(L(I+2))O=O+1
IF(L(I+1)) O=O+2
2     IF(L(I)) O=O+4
IF(J.EQ.1) O=-O
RETURN
END
SUBROUTINE TESTZE(A,B,N)
C000  IF N BIT NUMBER A=0, SINGLE BIT B=1.
C      LOGICAL•1 A(N),B
B=.TRUE.
DO 10 I=1,N
10   IF(A(I)) B=.FALSE.
RETURN
END
SUBROUTINE TADD(X,Y,S,C,N)
C      LOGICAL•1 C,CC,S(N),X(N),Y(N),P,Q,D
C=.FALSE.
DO 1 J=1,N
I=N+1-J
P=.NOT.X(I)
Q=.NOT.Y(I)
D=.NOT.C
CC=(X(I).AND.C).OR.(X(I).AND.Y(I)).OR.(Y(I).AND.C)
S(I)=(P.AND.Q.AND.C).OR.(P.AND.Y(I).AND.D).OR.(X(I).AND.Q.AND.D)
S.OR.(X(I).AND.Y(I).AND.C)
1     CC
RETURN
END
```

```

SUBROUTINE ADD(X,Y,S,N)
C*** CNEB COMP. ADD
LOGICAL#1 X(N),Y(N),S(N),CC(12),C
CALL TA0DIX,Y,S,C,N
CALL PAUSE(CC,R1)
CC(1)=C
CALL TA0DIS,CC,S,C,N
RETURN
END

SUBROUTINE EQUAL(I0,L,N,A,J,K)
C*** EQUATE SUBSCRIPT TERMS
C I1 THRU IJ=01L THRU N1 RESPECTIVELY
C REQUIRED=K-J+L-1
LOGICAL#1 A(K)=0(N)
N=M-L+1
DO 10 I=1,N
J1=J-1+I
L1=L-1+I
10 A(J1)=0(L1)
RETURN
END

SUBROUTINE LOAD(M,B,A,L,N)
C*** M1 LOCATION B IS LOADED IN REGISTER A
C L=WORDS/M, N=DITS/WORD
LOGICAL#1 A(N)=B(N)=M1,N1
CALL LOTD (B,J,N)
DO 10 I=1,N
10 A(I)=B(J,I)
RETURN
END

SUBROUTINE LOAD(A,M,B,L,N)
REGISTER A IS LOADED IN MEMORY M, LOCATION B
C L=WORDS/M, N=DITS/WORD
LOGICAL#1 A(N)=B(N)=M1,N1
CALL LOTD (B,J,N)
DO 10 I=1,N
10 B(J,I)=A(I)
RETURN
END

SUBROUTINE TESTCIA,D,C,N
IF A=0, SINGLE BIT C=1
COMMON /1900/,E(900)
LOGICAL#1 A(N),B(N),C,D,E
CALL COMIA,D,N
CALL COMID,E,N
CALL ANDID,E,E,N
CALL ANDIA,D,D,N
CALL ORCD,E,D,N
CALL COMID,D,N
CALL TESTC1D,C,N
RETURN
END

```

```

SUBROUTINE PRTMEM (M,L,N)
C*** PRINT FIRST L LOCATION IN MEMORY
LOGICAL*1 L(100),M(L,N)
DIMENSION O(100)
READ(9,Y9) (O(I),I=1,L)
DO 20 J=1,L
CALL OT-L(0(J)+L+1)
DO 20 I=1,N
  R(I,J)=L(I,I)
20 RETURN
70 FORMAT(5I10)
END
SUBROUTINE OT-L(100,L,F)
C*** O=D=OCTAL, L=LOGICAL-T,F,
C N=BITS/L, BIT1=SIGN
INTEGER O, D, F, L
LOGICAL*1 L(N)
D=0
C CHECK FOR NEGATIVE
J=0
IF (D.GE. 0) GO TO 10
D=-D
J=1
C CONVERSION PROPER
10 CALL PAISE (L,R)
K=B-2
DO 0 I=0,K,0
  O3=0-10/10*I
  O=0/10
  IF (O.HG.0) GO TO 0
  GO TO (0,4,9,4+3*4,9)+ OX
3  L(R+1-I)=.TRUE.
4  GO TO (6,9,5,6+6*5,9)+ CM
5  L(N-I)=.TRUE.
6  GO TO (0,0,0,7+7*7,7)+ CN
7  L(N-1-I)=.TRUE.
0  CONTINUE
  IP(J,NE+1) GO TO 11
  CALL TCOM (L,N)
11 RETURN
END
SUBROUTINE GLTA,D,R
C*** REGISTER A IS SHIFTED LEFT 1BIT,RESULT IN D.
C N=DITG.F TO LDD,BIT N.
LOGICAL*1 A(N),B(N)
K=N-1
DO 20 I=1,N
  B(I)=A(I+1)
  D(N)=.FALSE.
20 RETURN
END
SUBROUTINE PRTMEM(M,L,N)
C*** PRINT FIRST L LOCATION IN MEMORY

```

```

SUBROUTINE FALSE(A=N)
LOGICAL=1 A(N)
DO 10 I=1,N
10 A(I)=.FALSE.
      RETURN
END
SUBROUTINE COM(A=0,N=0)
C     D=A(0),N=DITS. A IS UNCHANGED
LOGICAL=1 A(N), B(N)
DO 10 I=1,N
10 B(I)=.NOT. A(I)
      RETURN
END
SUBROUTINE SR(A,B=N)
C     REGISTER A IS SHIFTED RIGHT 1BIT,RESULT IN B.
C     N=BITS,F TO MSB, DITL.
LOGICAL=1 A(N)+D(N)
M=N-1
DO 20 I=1,M
20 D(N-I+1)=A(N-I)
D(1)=.FALSE.
      RETURN
END
SUBROUTINE EQ(B,A=N)
C     A(I)=B(I) FOR ALL I. B IS UNCHANGED
LOGICAL=1 A(N)+B(N)
DO 10 I=1,N
10 A(I)=B(I)
      RETURN
END
SUBROUTINE FIL(M=L,N)
C     C FILL FIRST L LOCATIONS IN MEMORY,M, FROM DATA CARDS
C     9DECIMAL NO.FROM EACH CARD,FORMAT 110
C     N=DITS/CARD
IMPLICIT INTEGER(D)
LOGICAL=1 L1(50)+H(L,N)
DIMENSION D120*
READ(9,60) (D(I),I=1,L)
DO 20 J=1,L
CALL DTOL(D(J)+L1,N)
DO 20 I=1,N
20 H(J,I)=L1(I)
60 FORMAT(9I10)
      RETURN
END

```

```

SUBROUTINE TCOM(A,N)
C*** TWO'S COMPLEMENT: A=A0+1. N=BITS
LOGICAL*1 A(N),J(12)
CALL COM (A,A,N)
CALL FALSE (J,N)
J(1)=.TRUE.
CALL TADD(A,J,A,C,N)
RETURN
END

SUBROUTINE LOTO(L,O,N)
C*** L=LOGICAL, O=DECIMAL, N=BITS/WORD
INTEGER O
LOGICAL*1 L(N)
C ACCOUNT FOR SIGN
J=0
IF (.NOT.L(1))GO TO 5
CALL TCJM (L,N)
J=1
C CONVERSION PROPER
5 O=0
DO 2 I=1,N,3
O=O*8
IF(L(I+2)) O=O+1
IF(L(I+1)) O=O+2
2 IF(L(I)) O=O+4
IFI(J,EQ.1) O=-O
RETURN
END

SUBROUTINE OR(B,C,A,N)
C*** C=A OR B. N=BITS
LOGICAL*1 A(N),B(N),C(N)
DO 10 I=1,N
10 C(I)=B(I).OR.A(I)
RETURN
END

SUBROUTINE AND(A,B,C,N)
C*** A AND B ARE ADDED WITH RESULT STORED IN C
LOGICAL*1 A(N),B(N),C(N)
DO 10 I=1,N
10 C(I)=A(I).AND.B(I)
RETURN
END

```