


COMPUTER SIMULATION OF DIGITAL SYSTEMS

A DISSERTATION

Submitted in partial fulfilment of the
requirements for the award of the Degree
of
MASTER OF ENGINEERING
in
ELECTRICAL ENGINEERING
(SYSTEM ENGINEERING AND OPERATIONS RESEARCH)

By

ARUNA SHARMA



81


DEPARTMENT OF ELECTRICAL ENGINEERING
UNIVERSITY OF ROORKEE
ROORKEE (INDIA)
September, 1979

CERTIFICATE

Certified that the dissertation entitled 'COMPUTER SIMULATION OF DIGITAL SYSTEMS' which is submitted by Arun Sharma in partial fulfillment of the award of Degree of Master of Engineering in System Engineering and Operation Research of the University of Roorkie, Roorkie is a record of student's own work carried out by her under my supervision and guidance. The matter embodied in this dissertation has not been submitted for the award of any other degree or diploma.

This is further to certify that she has worked for a period of 6 months from 4th January 1979 to September 2, 1979 for preparing this dissertation at this university.

Dated September 2, 1979


(M.L. Vasanth)
Reader
Department of Electrical Engg.
University of Roorkie,
Roorkie.

ACKNOWLEDGEMENT

The author deems it a privilege to have worked for his dissertation work under the guidance of Mr. H. K. Vasantha, Reader, Department of Electrical Engineering, University of Roorkee, Roorkee. The author wishes to express his deep sense of gratitude and indebtedness to Mr. Vasantha for his encouraging guidance and enlightening suggestions. The deep interest shown by him for solving the author's difficulties will be remembered with gratitude of no parallel.

The author is highly thankful to Dr. L. N. Ray, Professor and Head, Electrical Engineering Department, for providing computer facilities despite a large constraints on computer time.

Thanks are also due to those who helped the author directly or indirectly in preparing this dissertation.

ROORKEE

Dated Sept. 12, 1979

Asharna
ARUNA SHANTA

ABSTRACT

In this dissertation, a study of the computer simulation of Digital systems using digital design functional language (Register transfer language) is made. It has been found that any type of digital system can be simulated by using either Arithmetic model approach or by Logic model approach. Simulation of INTEL 8080 microprocessor architecture is taken as a special problem.

The dissertation has been divided into five portions.

The first chapter describes the R.T.L. language used for the design, simulation and implementation of digital systems. In the second chapter study of digital simulation using Arithmetic or Logic approach is made and for these models sub-routines are developed. Some examples are also given for its illustration. The chapter third deals the architecture of a hypothetical LINC computer, and its simulation models. Chapter four gives the Arithmetic models and Logical models of an Associative memory of hypothetical Computer. In the last chapter INTEL 8080 microprocessor is simulated on an existing digital computer, indicating the importance of digital simulation technique.

CONTENTS

Chapter	Page
ACKNOWLEDGEMENT	
ABSTRACT	
1-	R.F.L.-A LANGUAGE FOR DESIGN, SIMULATION, AND IMPLEMENTATION OF DIGITAL SYSTEMS ... 1-21
1.1	Introduction ... 1
1.2	Step in Logic Design of System Level ... 3
1.3	Digital System Design Language ... 4
1.3.1	Declaration ... 4
1.4	Micro-operations-R.F.L. Language Description ... 7
1.4.1	Basic Register Transfer Operation ... 9
1.4.2	Arithmetic Operation ... 10
1.4.3	Logical Operation ... 12
1.4.4	Shift, Rotate, and Scale Operation ... 14
1.4.5	Memory and Conditional Operation ... 15
1.5	Sequencing and Statement ... 17
1.5.1	Design of a 2-Digit BCD ADDER ... 18
1.6	Limitations of R.F.L. Language ... 21
2-	SIMULATION OF DIGITAL SYSTEMS-DEVELOPMENT OF SUBROUTINE ... 22-42
2.1	Introduction ... 22
2.1.1	System Level ... 22
2.1.2	Register-Transfer Level ... 22
2.1.3	Gate or Logic Level ... 22
2.2	Steps used in the R.F.L. Simulation ... 23
2.3	Simulation of Digital System ... 24
2.3.1	Arithmetic Model Approach for Digital Simulation ... 24
2.3.2	Logic Model Approach for Digital Simulation ... 26
2.4	The Sub-routine Development ... 31

2.4.1 Example-Subroutine Test Equal(A,C,B,N)	...	31
2.4.2 Subroutine DTOL (D,L,N)	...	33
2.4.3 Subroutine LOUA (H,B,A,L,N)	...	34
2.4.4 Subroutine COM(A,B,N)	...	35
2.4.5 Subroutine FILMER(H,L,N)	...	36
2.4.6 Subroutine OTOL(\emptyset ,L,N)	...	37
2.4.7 Subroutine False(A,N)	...	39
2.4.8 Subroutine SR(A,B,N)	...	40
3- BASIC COMPUTER ARCHITECTURE (A HYPOTHETICAL LINC COMPUTER)	...	45-69
3.1 INTRODUCTION	...	43
3.1.1 Large Machine	...	43
3.1.2 Small Machine	...	44
3.1.3 Special Purpose System	...	44
3.2 Schematic Concept of a Digital Computer	...	44
3.3 Organization of LINC Computer	...	46
3.4 Instruction Set for LINC Computer	...	50
3.5 R.T.L. Description for the Instructions	...	53
3.5.1 Fetch Cycle	...	53
3.5.2 Execution Cycle	...	54
3.5.3 R.T.L. Flow Chart for the ADD Instruction	...	54
3.5.4 R.T.L. Flow Chart for Instruction ROR	...	54
3.6 Hardware Realization of R.T.L. Flow Chart of ADD Instruction	...	55
3.7 Simulation of LINC Computer	...	56
3.7.1 Arithmetic Model Approach	...	56
3.7.2 Logic Model Approach	...	60
4-ASSOCIATIVE MEMORY	...	66-77
4.1 Introduction	...	66
4.2 Modes of Operation	...	66
4.3 Example- LINC Computer	...	68
4.3.1 R.T.L. Flow Chart for the Associative Memory	...	69

Chapter	Page
4.3.2 Arithmetic Model Simulation for Associative Memory	... 71
4.3.3 Logic Model Simulation for Associative Memory	... 73
4.4 Hardware Realization of Associative-Memory	... 76
5- DIGITAL SIMULATION OF INTEL 8080 MICROPROCESSOR	... 78-114
5.1 Introduction	... 78
5.2 Architecture of INTEL 8080 MICROPROCESSOR	... 79
5.2.1.1 Register Array and Address Logic	... 79
5.2.1.2 Arithmetic and Logic Unit	... 80
5.2.1.3 Instruction Register and Control	... 80
5.2.1.4 3-State Data Bus Buffer	... 81
5.2.2 Pin Configuration of INTEL 8080	... 81
5.3 Simulation of INTEL 8080 MICROPROCESSOR	... 83
5.3.1 Fetch Cycle	... 83
5.3.2 Executive Cycle	... 86
5.4 Example of Simulation of Intel 8080 Instruction	... 106
CONCLUSION	... 114-115
REFERENCES	... 116
APPENDIX A	... 117

CHAPTER-1R.F.L-A LANGUAGE FOR DESIGN, SIMULATION AND
IMPLEMENTATION OF DIGITAL SYSTEMS1.1 INTRODUCTION

A system which converts the discrete or continuous signal to its analogous electrical signal is known as digital system and can be represented by figure 1.1.

The digital system design is separated into three aspects: (1)

- i) component design,
- ii) functional design, and
- iii) system design.

All such digital systems can be classified into two general categories:

- (a) combinational systems,
- (b) sequential systems.

1.1.1 Combinational Systems

If in a system the TRUE/FALSE values of the output signals depend only on the current TRUE/FALSE values of the input signals, and there is no feed-back from the output signals to the input signals then the system is known as combinational digital system. Figure 1.2, illustrates a combinational digital system.

In designing combinational digital system all input and output signals to and from the system are expressed in TRUE/FALSE




FIG 1.1 A GENERALIZED DIGITAL SYSTEM




FIG 1.2 COMBINATIONAL SYSTEM




FIG 1.3. GENERALIZED SEQUENTIAL SYSTEM

-2-

form and represented by boolean variables through truth table. According to the digital system requirement Boolean logic expressions are formed. These expressions are minimized by using Karnaugh map technique (Desk Minimization) or by Quine-McCluskey technique (computer aided minimization). The system is then constructed with suitable logical devices, such as AND, OR, NOT, NAND, NOR, gates.

1.1.2 Sequential System (5)

Sequential systems are characterized as having two properties:

1. There is atleast one feedback path from output of the system to the input of the system.
2. The system has a memory capability for holding past information, so that the previous input and output values can be used in determining the current output signals.

The generalized sequential system is shown in figure 1.3. During each present state, the values of the primary and secondary output variables are determined by the combinational operation upon the primary and secondary input variables. The computer aided sequential system design involves formulation of state diagrams, state table, state minimization, state assignments, simplifications using Quine-McCluskey technique before circuit implementation.

The digital system design at systems level on the other hand involves interconnection of different sub-tasks (which themselves are sequential in nature) using state controller.

1.2 STEPS IN LOGIC DESIGN OF SYSTEM LEVEL

The logic system design involves the following steps at system level. ^(0,1)

- i) An algorithm is obtained from the given requirement so that the different subtasks may be performed in a logical sequence to arrive at the final result.
- ii) From the algorithm, determine the number of registers needed and their capacities. Also find the flow of information between registers and the logical operations to be performed on the information.
- iii) Break-up the algorithm into a sequence of micro-operations. Identify operations which could be carried out simultaneously and those which are to be sequential.
- iv) Synthesize counter decoder circuit to generate the timing signals which control the identified micro-operations.
- v) Using the control timing signals and the identified logic operations, complete the logic design.

Algorithm is a sequence of micro-operations. If well defined notations are used then this can be presented in a simplified way. These notations are called 'Digital System Design Language'.

1.9 DIGITAL SYSTEM DESIGN LANGUAGE

The digital system design language has facilities to specify registers and describe logical operations and information transfer between registers in a digital system. The three major sections of this language are

- a) Declaration,
- b) Micro-operations, and
- c) Sequencing.

1.9.1 Declaration

The declaration describe the hardware blocks used, such as registers, counters, decoders, flip-flop, code-code converter used in the given logical system. Declaration is nothing but a list of components used along with bit descriptions and its use. (1,9,8)

A register 'N' of 10 bits is represented by the following declaration:

```
'DECL' REG,X(0-9)
```

The ten bits of register N are referred to as 0,1,2,...,9, counted from right to left (N_9 being LSB and N_0 being MSB)

```
(a) REG, A(0-15), B(1-3), C(0-31)
```

It declares that there are three registers named, A, B, and C. A is a 16 bit register referred to 0,1,2,...,15;

B is a 3-bit register referred to as 1,2, and 3, from right to left. C is a 32-bit register referred to as 0,1,2,3,...,31

Table 1.1 Declaration Statements

S.No.	Declaration type	Meaning
(a)	REG, A(0-3), B(0-5)	Two registers A and B. A is a 4-bit register referred to as 0, 1, 2, and 3 and B is 6-bit register referred to as 0, 1, ..., 5 from left to right
(b)	FLIP-FLOP, C, F.	C and F are two flip-flops.
(c)	SIZE, 10	Standard length of register is 10-bit
(d)	ADDR, ADDR(1-6)=1(10-15)	Sub-register, now name 1 is given to the register ADDR to the selected bit sequence.
(e)	CORRES, Z(0-31)=A(0-15), B(0-15)	Corregister. 0-15 bits of Z register are identical to 0-15 bits of A register and 16-31 bits of Z register are identical to 0-15 of register
(f)	Decoder, D=Z(1-2)	2-bits of the Z register form the inputs to the decoder and the outputs are labelled as D(0), D(1), D(2) and D(3), indicating the four combinations 00, 01, 10 and 11 of the bits of Z.
(g)	C, P	P is a clock generating pulses at a pre-determined rate.
(h)	Memory, M(L, N)	Memory unit having L words with each word having N bits.
(i)	LIGHT, P, A(1-3)	
(j)	SWITCH, C, NS(1-3)	Two switches C and NS switch C has one position and switch NS has 3 positions

Table 1.1 continued

S.No.	Declaration Type	Meaning
(h)	$\overline{A}, P(18-6), \overline{Q}(27.5 \text{ L-6})$ $[2]$	P and Q are two clocks. P with a one msec. and Q with 27.5 nanosec. period and two phases (1) and Q(2).
(i)	$DI, D1(106-9)$	Delay of 10 nano-sec is introduced by clock D1.
(j)	$EO, D(4)=EVC$	Boolean operation or Logical 'OR' operation between register B and C and the result is stored in D(4) register.
(k)	$ELMENT, SN7400(0(4), I(4+2))$	Eight inputs and four outputs block, eight is a quad 2-input NAND package.
(l)	$DATA, A, D, C$ 001 11 1010	A has 001 as data, D has 11 as data and C as 1010 as data




FIG. 1.4 6-BIT BINARY ADDER




FIG. 1.5 MICRO-OPERATION $A_i \leftarrow B_i$

from right to left.

Many types of declarations are given in the table 1.1, given on the coming page.

Example

Declarations for the 6-bit binary adder.

DECLARATIONS

SLIDE, 6

REG, A, B

FLPFL, C,

DATA, A, B.

EL, FULL ADDER

Sliding A and B are registers of 6-bit and C is a flip-flop. DATA is taken from registers A and B.

1.4 MICRO-OPERATIONS-R.T.L. LANGUAGE DESCRIPTION

Micro-operations are statements that give the interconnections and interactions of facilities and some or all of the (condition) conditions under which these connections are to be made and actions are to be performed. (1,2,3,4)

These are best described by register transfer logic (R.T.L.)

This language is similar to most of other programming languages. The R.T. level is a generalization of the switching circuit level.

It is a language for describing the information flow and processing between registers. The data flow and control operate in discrete steps. The elements are combined according to some

rule and then stored into another register.

The rules of transformation are:

- (i) The contents of the register will be denoted by one or more letters with the first always being in upper case.
- (ii) Parallel (not serial) transfers will occur between registers, i.e. all bits will be transferred at the same time.
- (iii) The bits of each register are numbered from right to left with the least significant bit (L.S.B) labelled as zero.
- (iv) The structural elements are arrays of identical sub-systems belonging to switching level; (i.e. registers are made of flip-flop and gates driven by clocks).

Most R.T.L. include declarative statements for specifying the existence of basic elements, indicating their type and dimension, and associating a name with each element or collection of elements same as discussed earlier.

For example: Memory elements are commonly abstracted to basic type of memory or register. Then a statement such as

MEM₁(6,16)

declares the existence of 96 binary memory elements organised into a 2-dimensional array known as M_1 with 16 bit word length indexed from 0 to 5.

Micro-operations declare the existence of connecting and combining logic circuits more or less explicitly depends upon the R.T.L. Five types of micro-operations are :

- (1) Basic Register-Transfer operations,

Table 1.2 Basic Register-Transfer Operations

S.No.	OPERATION	MEANING	EXAMPLES CONTENTS OF REGISTER		REMARKS
			BEFORE	AFTER	
1.	$A \leftarrow B$	The content of register B are transferred to register A	A = 1101; B = 0110	A = 0110 B = 0110	The contents of register B remain same.
2.	$A_2 \leftarrow B_3$	Transfer the bit 3 of register B to bit 2 of register A	A = 0011 B = 1111	A = 0111 B = 1111	
3.	$A_2 \leftarrow A_3$	Transfer bit 3 register A to bit 2 register A	A = 0101	A = 0001	
4.	$A_{1-3} \leftarrow B_{1-3}$	Transfer bits 1 through 3 from register B to A	A = 0011 B = 1100	A = 1101 B = 1100	The bits 1-3 of register A has the value 1-3 of register B and the register B remains unchanged.
5.	$A_{1,3} \leftarrow B_{1,3}$	Transfer bits 1 and 3 of register B to 1 and 3 of register A	A = 1111 B = 0010	A = 0110 B = 0010	
6.	$A \leftarrow BAC$	Transfer the group of bits called E from BAC register to register A with right justification	A = 0100 B = 1011	A = 0101 B = 1011	The group E is defined, the contents of this group is shifted register A and the register B remain unchanged




FIG 1.6 LOGICAL DIAGRAM $A_1 \leftarrow A_0$




FIG 1.7 LOGICAL DIAGRAM FOR PARALLEL ADDITION
 $A \leftarrow B + C$

- (2) Arithmetic-operations,
- (3) Logical operations,
- (4) The Shift, Rotate and Scale Operations
- (5) Memory and conditional operations.

1.4.1 Basic Register-Transfer Operation

This operation shows the transfer of bits of one register to the other place.

A has value 1011

B has value 1101

The operation $A_1 \leftarrow B_1$ states that transfer bit 1 of register B to bit one of register A. The content of register B remains unchanged after operation.

The operational statements such as $A_1 \leftarrow B_1$ or $A \leftarrow B$ (Data Transfer from Register B to Register A with contents of B remaining unchanged) is called a PRODUCTION. Many productions involving Basic Register Transfer operations are given in Table 1.2 coming on the next page.

After operation A has value 1001 while B has value 1101.

If R.T.L. micro-operation is known, its hardware implementation can be done with ease.

For example: The micro-operation $A_1 \leftarrow A_0$ can be implemented as shown in figure 1.6.

1.4.2 Arithmetic Operations

Adders, subtractors and number complement operations are very common to digital systems. Whether number is 1's

Table 2.3 Arithmetic Operations

S.No.	OPERATION	DESCRIPTION	REGISTER VALUES			EFFECT
			A	B	C	
1.	$A \leftarrow 0$	Clear register A	A = 1100	A = 0100		Register A has zero value
2.	$A \leftarrow B+C$	Transfer the arithmetic sum of B and C registers	A = 0001 B = 1010 C = 0011	A = 0111 B = 1010 C = 0011		Whatever the value of register A is immaterial and after operation A is the arithmetic sum of B and C
3.	$A \leftarrow B-C$	Subtract C from B and transfer the result to A	A = 0101 B = 1010 C = 0011	A = 0111 B = 1010 C = 0011		The value of register A is immaterial before operation and register B and C remain unchanged after operation
4.	$A \leftarrow A \times 2$	Increment A by 2	A = 0011	A = 0100		Register A is incremented
5.	$A \leftarrow 2549D$	Load octal number 1546 into register A with right justification	A = 0000	A = 2549		A is a 12 bit register

complement or 2's complement, arithmetic can be made with the assumption that arithmetic operators obtain n-bit result for n-bit operands while the relation operators give a single bit result. These operators usually can not be simulated or taken to imply circuitry.

For example $A \leftarrow 0$

states that the register A is cleared i.e. all bits of A are replaced by zero. Some common types of Arithmetic operations are given in table 1.3:

The implementation for the parallel addition of 2-operands D and C can be done as shown in figure 1.7. The result is stored in register A and the micro-operation is $A \leftarrow D+C$

1.4.3 Logical Operations

Logical operations are very common part of digital system operation. Operators AND, OR, and NOT are well known operations. If two operands of dimension n are given, they perform operation on bit-by-bit basis and gives results in n-dimension. One of the operands has unit dimension, its extension to n-dimension is implied and a result of n-dimension is formed.

The following logical operations are valid for RTL.

Table 1.4 Logical Operations

S.No.	OPERATION	MEANING	VALUES OF REGISTER		Remarks
			Before Operation	After Operation	
1.	$A \leftarrow B \vee C$	The OR operation of the corresponding bits of B with C is transferred to A	A=0100 B=1010 C=1000	A=1010 B=1010 C=1000	Register A is the 'OR'ed of register B and C; the value of register D and C remain unchanged
2.	$A \leftarrow B \wedge C$	Transfer to register A the AND combination of the corresponding bits of B with those of C	A=0111 B=1001 C=1111	A=1001 B=1001 C=1111	Register A is the 'AND' result of register B and C.
3.	$A \leftarrow B \oplus C$	Transfer to register A the XOR combination of the corresponding bits of B with individual bits of B.	A=1100 B=1001 C=1100	A=1001 B=1001 C=1100	The bit 2 of register C is XORed with the individual bits of register B; the D and C remain unchanged.
4.	$A \leftarrow B \oplus C_1$	Transfer to register A the XOR combination of the corresponding bit 1 of C with individual bits of B	A=1101 B=0011 C=1100	A=0000 B=0011 C=1100	The register A has value as the XOR of value 2nd bit of register C with the individual bits of register B. B and C remain unchanged.
5.	$A \leftarrow B \oplus C_2$	Transfer to register A the OR combination of bits 2 of C with the individual bits of B	A=0000 B=1101 C=0111	A=1110 B=1101 C=0111	All bits of register A are inverted
6.	$A \leftarrow \bar{A}$	Complement the individual bits of A	A=1001	A=0110	




FIG 1'B LOGICAL DIAGRAM FOR $A_1 \leftarrow B_1 \wedge C_2$

Table 2.5 Rotate, Shift and Scale Operations

Symbol	Operation	Meaning	Examples, contents of register before	Remarks
1.	$A \leftarrow SRA$	Shift register A right by one bit	$A = 1011 \ A = 0101$	The L.S.B. is lost
2.	$A \leftarrow SLA$	Shift register A left by one bit	$A = 1011 \ A = 0110$	The U.S.B. is lost
3.	$A \leftarrow SRA$	Shift register A left by 3-bits	$A = 1100 \ A = 0000$	
4.	$A \leftarrow SRA$	Rotate register A right by 1-bit	$A = 0101 \ A = 1010$	The L.S.B. becomes U.S.B.
5.	$A \leftarrow RLA$	Rotate register A left by 1-bit	$A = 1100 \ A = 1001$	The U.S.B. goes to L.S.B. position and vice-versa
6.	$A \leftarrow RRA$	Rotate register A right by 2 bits	$A = 1100 \ A = 0011$	Position and vice-versa
7.	$A \leftarrow RRA$	Scale register A right by 1-bit	$A = 0110 \ A = 0011$	The register A is first shifted right and the sign bit remains unchanged.
8.	$A, B \leftarrow SRA, B$	The contents of register A, B is shifted left one bit	$A = 1100 \ A, B = 0100$	The U.S.B. of A is lost and U.S.B. of B is also lost




FIG. 1-9 LOGICAL DIAGRAM FOR $A \leftarrow SLA$

1.4.4 Shift, Rotate, and Scale Operation

Shift, rotate operations of various registers are very important micro-operations of digital system through which certain major arithmetic operations (like multiply, divide) can be performed. Shift operations are register transfer operator. Counting is special case of addition and subtraction.

rr = rotate right

rl = rotate left

sl = shift left

sr = shift right

sc = scale.

The implementation of the shift operation $A \leftarrow SLA$ is shown in Fig.1.9.

1.4.5 Memory and Conditional Operation

This operation gives how memory communicate under different conditions. The condition statement 'control' the information processing. These are used to select actions under a condition generated by a test network then network is described by boolean expression.

For example: $IF(A \geq 0) B \leftarrow 0, C \leftarrow 0$, is a conditional statement, states that registers B and C are cleared if the contents of register A is greater than zero or equal to zero.

The common types of productions under this group are listed in table 1.6.




FIG 1.10, RTL TRANSFER DIAGRAM




FIG 1.11 LOGICAL DIAGRAM FOR THE ABOVE RTL DIAGRAM

Table 1.6 Memory and Conditional Operations

S.No.	Operation	Meaning	Examples, contents of Registers		Remarks
			Before	After	
1.	$A \leftarrow H(100)$	Load register A from content of memory location whose address is 100.	A=4444 H(100)=1000	A=1000 H(100)=21000	The register A do not care and contents of H(100) remains unchanged.
2.	$H(200) \leftarrow A$	Load the contents of register A into memory location whose address is 200.	A=4250 H(200)=1090	A=4250 H(200)=4250	The contents of register A remains unchanged.
3.	$IB \leftarrow H(7A)$	Load the contents of register A into memory location whose address is 7A. The contents of H address is copied to IB.	IB=1020 H(7A)=4440	IB=4440 H(7A)=4440	Contents of H(7A) remains unchanged
4.	$IF(A_3=1)B \leftarrow 0$	If bit 3 of register A is one, then clear register B.	A=1100 B=1110	A=1100 B=0000	B is made clear after operation
5.	$IF(A_1=0)B \leftarrow 0$ $IF(A_2=1)C \leftarrow 1$	If A is not equal to zero, clear B, otherwise set bit 2 of B to 1.	A=0110 B=1100	A=0110 B=0000	If A = 0 then B will remain unchanged
6.	$IF(A_1, B_2=0, 1)C \leftarrow 0$	If A is cleared, and if bit 2 of B is 1 then clear C.	A=0000 B=1111 C=0000	A=0000 B=1111 C=0000	Whatever the value of C is unaffected before operation.
7.	$IF((D_1=1) \text{ OR } (C=0) \text{ AND } (D_2=0))A_1 \leftarrow 1$	If bit 1 of B is 1 OR C is zero AND D is cleared then set bit 1 of A to 1.	A=0100 B=1010 C=0000 D=0000	A=0110 B=1010 C=0000 D=0000	




FIG 1.12 RTL PROGRAM FOR THE DATA STORAGE AND COMPARISON




FIG 1.13 STATE DIAGRAM




FIG 1.14 SCHEMATIC DIAGRAM OF STATE GENERATOR

The implementation of the conditional operation
 $IF(A=0) D_2 \leftarrow 1 \text{ ELSE } D \leftarrow 0$ is as shown below.

1.9 RD UTILIZING AND STATEMENT

The micro-operations are time sequenced by the control signals. Operations performed on a set of operands forms a statement.

$GPRO \leftarrow R(ADDR), P \leftarrow P+1$

states that contents of $R(ADDR)$ replaces $GPRO$ and clock is counted up simultaneously.

A sequence of statements will be numbered and each of them will be executed according to a three sequence.

This can be illustrated by the following example.

Let the two numbers are read from data source serially and then compared for equality. The result is stored in the next unit. The process is repeated for new data and so on.

The RTL program is written for the storage and equality of data. One number is written into register A from data source B and the other number in register D. Then number is checked for equality in the comparator and the process is repeated with new data as long as the start level S is TRUE.

Here T_0 through T_3 states occur in sequence and then the circuit returns to state T_0 . Figure 1.15 gives the state diagram.




FIG 1.15 SYSTEM BLOCK DIAGRAM.

The R.T.L. program for the problem being known (fig.1.12) its hardware realization can be given as shown in fig.1.19.

When S is zero, state generator will have $T_0=0$, $T_1=0$, $T_2=0$ and $T_3=0$ outputs, and this time $E=0$ and registers A and B are disabled when state generator has output 0010 then register A is enabled and data is transferred to register A, B will remain disabled. When state-generator has output 0100, B is enabled and data is transferred to register B. When state-generator has output 1000 comparison operation is performed. If $A=B$ then $E=1$, otherwise $E=0$; The same procedure will go on repeating with the new data and will continue till $S = 1$ and D has data.

Design of A 2-Digit BCD ADDER

Consider the following example for further details. The function of an adder is to produce the sum S of addend A and augend B considering the Carry C which may have been produced by the next lower decade. The adder generate a Carry C to the next higher decade.

The problem states that an adder is to design which adds two digits unsigned numbers stored in 8421 code. Storing each digit requires one 4-bit register and result may have 3 digits. The RTL program for the design of 2 digit BCD adder is shown in figure 1.15. The addend and augend digits are read into register X and Y respectively. The addition operation is done in 1 digit BCD adder. Result is stored in register Z. The process is repeated till store level S remains TRUE.




FIG. 1.15. RTL PROGRAM FOR 2-DIGIT BCD ADDER

The states T2 to T4 occur in sequence and in the state T5 the result in BCD code is obtained. The figure 1.16 shows the block diagram for the circuit that realizes the RTL program of figure 1.15. The figure illustrates how addition operation is performed. The declaration statements used in the program are given below.

```
'DECL' SLREG, 4
      REG, A1,A2,D1,B2,C1,C2,C3
      FLPFL, K,AS
      CONREG, A=A1,A2, D=D1,B2, C=C1,C2,C3,
             CK = C2(A),C1.
```

The RTL production representing a one digit BCD adder $CK = A1(ADD)B1$ can be realized using fortran logical statements. The following program represents 1-digit BCD adder:

```
C C   ONE DIGIT BCD ADDER K(A),K
C ---- A1=Augend, D1=addend, K=CORRECTION VALUE
C ---- K=CARRY BIT, N=NO. OF BIT/CORREGISTER, CC=RESULT REGISTER
      LOGICAL K, A1(A), D1(A), K(A), CK(S).
      K=.FALSE. CALL SADD(A1,D1,CK,K,N)
      IF((CC1.AND.CC2).OR.(CC1.AND.CC3).OR.K) GO TO 50
      CALL ER(CC,C,N)
50 --- CALL T ADD (CC,K,CK,K,N)
      RETURN
      END
```

The hardware realization for a 1-digit BCD adder for the above program is given in figure 1.17. This shows how a 1-Digit BCD adder do operations.

On the similar basis other systems can be designed and the usefulness of RTL language can be seen. Based on a properly predefined set of RTL primitives (or modules) the complete





FIG.16 BLOCK DIAGRAM OF A 2-DIGIT BCD ADDER.




FIG. 1.17 SINGLE DIGIT BCD FULL ADDER

description of a logic system can be given in a very concise manner.

The benefits of the above approach provide a unique specification, a means of validation of the design and the element required for documenting and manufacturing the system.

The advantages of RTL can be summarized as follows:

- (i) The ability to verify archi-integrity of a design.
- (ii) It acts as a common specification language between hardware and software designers.
- (iii) Simulation of the declared design in a digital computer to validate a concept while providing for a performance baseline as the course of data to debug hardware.
- (iv) Minimum cost printed circuit board layout and manufacture.
- (v) The grouping of RTL statement gives saving in states similar to the redundant states.
- (vi) A direct conversion from RTL to assembly language, machine language and a direct conversion from RTL to hardware implementation.
- (vii) A direct conversion from RTL program to FORTRAN IV programs for digital simulation on a digital computer.

1.6 LIMITATIONS OF RFL LANGUAGE

Although the register transfer level is a perfectly valid level of design, it has not been fully defined and understood due to some limitations. For example hardware constraints (such as environment) at the time of electronic system construction and the environment at the time of operation of the system. Some limitations are also imposed due to some practical rules. For example, conventional, single, unified memory only allows one location to be operated on at a time so the R.F.L. production like $R(C) \leftarrow A; B \leftarrow R(D)$ or $R(D) \leftarrow R(A)$ is not a valid R.F.L. production. Here then two operands can not be added simultaneously. Multiplication and division is not an R.F.L. defined for R.F.L. Simultaneous as register exchange $A \leftarrow D; D \leftarrow A$ is not valid since memory can not be read and written simultaneously even if the same address is employed.

In addition to these above general limitations there are some specific limitations for digital computers such as memory can not be read directly into two different buffer registers because in a digital computer only one buffer is assumed to exist.

$$\begin{pmatrix} RA \leftarrow R(RA) & E = 0 \\ RC \leftarrow R(RA) & E = 1 \end{pmatrix}$$

$RA \leftarrow SRRA$ is also invalid RFL production.

$R(RA) \leftarrow A$ data paths do not exist for these
 $PC \leftarrow A$ separate productions.

When RFL flow charts are developed these above limitations must be taken into consideration, otherwise it will not give the correct/desired output.

CHAPTER - 2SIMULATION OF DIGITAL SYSTEMS-LEVELS OF ABSTRACTION2.1 INTRODUCTION

Simulation is a process where by it is possible to model either mathematically or functionally the behaviour of a real system, experiments can then be conducted on the model and related back to the actual system.

The three levels of digital simulation are:

1. System level;
2. Register Transfer level;
3. Gate or logic level

2.1.1 SYSTEM LEVEL

System level simulation of digital system consists of the use of high-level general purpose simulation languages.

2.1.2 REGISTER-TRANSFER LEVEL

At the register transfer level microprograms are obtained using R.T.L. Micrographs.

2.1.3 GATE OR LOGIC LEVEL

At the gate/(logic level) the actual logic gates or modules and their interconnections are functionally modelled in the computer. Each signal line is restricted to binary

values, and time is usually quantized to gate propagation delays.

Register-transfer level simulation is generally useful in evaluating and optimizing the architectural design of a digital system, rather than in uncovering races, hazards, illegal states and other critical timing considerations.

2.2 STEPS USED IN THE R.T.L. SIMULATION

The following steps are used in the simulation of a digital system:

- (1) Establish a realistic internal process that reflects the implementation this R.T.L. description will achieve.
- (2) Establish a convenient and economical method of data input and output.
- (3) provide facilities to control (initialize, start and stop) and monitor the model.
- (4) Produce an efficient simulation structure.

The major use of simulation in digital system design is to verify and check design, both at system level and logic-gate level prior to actual manufacture. How computer designs, algorithms and concepts can be tested before hardware implementation.

Table 2.1 gives some Arithmetic equivalents of FORTRAN productions.

Table 2.1 Arithmetic Notation Equivalent for FORTRAN Statements

S.No.	R.F.L. FORM.	FORTRAN equivalent	Remarks
1.	$A \leftarrow B$	$A = B$	
2.	$A_2 \leftarrow B_3$	$A(2) = B(3)$	A and B are arrays
3.	$A \leftarrow 0$	$A = 0$	
4.	$A \leftarrow D * C$	$A = D * C$	
5.	$A \leftarrow A + 1$	$A = A + 1$	
6.	$A \leftarrow \bar{A}$	$A = -A$	
7.	$A \leftarrow \Pi(D)$	$A = \Pi(D)$	or
8.	$\Pi(D) \leftarrow A$	$\Pi(D) = A$	$\Pi(D)$ = contents/memory location $\Pi(D)$ is an array
9.	$T \leftarrow 6$	$GO TO 6$	
10.	$IF(A \geq 1) B \leftarrow 0$	$IF(A, GE, 1) B = 0$	

2.3 SIMULATION OF DESIGN SYSTEM

The R.F.L. flow chart of the given logical system can be translated into digital computer simulation programs using two different approaches, viz.,

- (1) Arithmetic Model,
- (2) Logical Model

2.3.1 Arithmetic Model Approach for Digital Simulation

This approach uses only FORTRAN IV arithmetic statements to represent R.F.L. production in the R.F.L. flow chart of a given logic system. The data are represented in the decimal digits in INTEGER MODE and not by TRUE-FALSE MODE (binary number representation). A R.F.L. production $A \leftarrow B$ is represented by an equivalent arithmetic statement $A = B$ in the corresponding arithmetic model. A conditional operation R.F.L. production like IF $(A < 1)$ $D \leftarrow 0$ ELSE $D \leftarrow 1$ is realized by the following arithmetic statements

IF $(A.LT.1.0)$ $D = 0.0$

$D = 1.0$

Arithmetic Model

It is to be noted that there is no arithmetic model equivalent statements for logical, shift, rotate and scale, R.F.L. productions.

Arithmetic model achieves conciseness. It sacrifices many hardware details to achieve this conciseness. If one is




FIG. 2.1. BLOCK DIAGRAM FOR A 12-BIT FULL ADDER




Fig. 2.2. RTL FLOW CHART

C C ARITHMETIC MODEL SIMULATION
 OF 12 BIT ADDER
 READ (5,10) A,B.
 A = A+B
 WRITE (6,10) A,B
 STOP
 IO FORMAT (2 I4)
 END

FIG 2.3 ARITHMETIC MODEL PROGRAM

willing to sacrifice bit-by-bit details in order to simulate a complicated logic system, then the programmer can simulate the logic system by relatively short-programs compared to logic model approach. The memory requirement is very much less as well as computer time utilized for running an arithmetic model simulation program. Arithmetic model operates necessarily on decimal numbers. In contrast many computers operate on octal system or hexadecimal system. Thus when computer architecture programs (refer Chapter 4) are written to check machine language programs, the above properties of arithmetic model are to be correctly interpreted. Thus when properly used, the arithmetic model can produce very helpful and concise simulation programs.

As an example of arithmetic model limitation consider a full adder (serial 12-bit, full adder). A concise R.S.L. flow chart is written in Fig. 2.2. The arithmetic model program will be as shown in Figure 2.3.

It is to be noted that the arithmetic model statement $A \leftarrow B$ is necessarily decimal in nature. Therefore A and B should be decimal equivalents of bits in the register A and B (taking care of sign bit).

2.3.2 Logic Model Approach for Digital Simulation

This approach uses FORTRAN IV logical statements to represent R.S.L. productions in the R.S.L. flow chart of a given logic system. Binary number representation is used for the data representation. An R.S.L. production $D \leftarrow \bar{A}$

is represented by an equivalent logic statement (subroutine) CALL CSH(A,B,N) in the corresponding logic model. The R.S.L. production shows that A and B are N-bit registers. All the N-bits of register A are complemented (inverted) corresponding to its original value and the result is stored in register B.

It is to be noted that bit-by-bit operation is performed by the corresponding logical model. Its arithmetic equivalent statement is given by $B \leftarrow \sim A$.

A conditional operation R.S.L. production R.S.L. production like IF(A<1) B ← 1 ELSE B ← 0 is realized by the following two logic statements if A and B are single bit variables.

IF(A)B ← 1

B ← 0

If A and B are N bit registers and C is a single bit register, then R.S.L. production IF(A<B)C ← 1 will be simulated by a corresponding subroutine call statement

CALL TESTER (A,B,C,N)

Table 2.2 shows the correspondence between two statements in R.S.L. and logic model. The R.S.L. productions for shift, rotate are also discussed in this.

The logic simulation approach is not concise, bit-by-bit detailed operations are performed. It requires large memory and large computer running time for a given logic

DECLARATION : SL REG , 12
 REG , A, B, 5
 FLPLF , C
 EL, SINGLE BIT FULL ADDER

FIG.2.4. DECLARATION STATEMENT FOR 12 BIT FULL ADDER




FIG 2.5. R.T.L. FLOW CHART FOR FULL ADDER

system. Logical model necessarily operates on binary number (TRUE-FALSE MODEL) in contrast with any form of input.

As an example of logical model simulation, consider a full adder (N=12 bit) as shown in figure 2.1 in the arithmetic model simulation approach. The declaration and R.F.L. flow chart are shown in figure 2.4 and figure 2.5 respectively.

For the above R.F.L. flow graph a logical model simulation program is developed as shown in figure 2.6.

```

C  C  LOGICAL MODEL SIMULATION OF SINGLE ADDER
      LOGICAL * A(12), B(12), C(12), P, S, D

10  READ(9,20, END=300)A,B
      WRITE (6,25)A,B

C  ---  INITIALIZATION UP TO STATEMENT NUMBER: 30
      (1)  C=.FALSE.
           I=1

30  CALL FALSE (C,12)

C  ---  SIMULATION OF SINGLE BIT FULL ADDER
C  UP TO OF.NO.40
      (2)  P = .NOT.A(12)
           C = .NOT.B(12)
           D = .NOT.C

      S(1) = (P.AND.C.AND.C).OR.(P.AND.D(12).AND.D)
1      .OR.(A(12).AND.B.AND.D).OR.(A(12).AND.
2      D(12).AND.C)

40  C=(A(12).AND.C).OR.(A(12).AND.B(12)).OR.
      (D(12).AND.C)

C  ---  NOW SAME DESIGN AS EQ. ALL BITS ARE
      ARE ADDED IN 30,35,50

90  IF(I.EQ.12) GO TO 4

```



```

3 ----- CALL SR (A,A,12)
          CALL SR(D,D,12)
          CALL SR(S,S,12)
          I=I+1
          GO TO 2

(4)----- WRITE(6,60)C,C
          GO TO 10

200 ----- STOP
20        FORMAT(12L2/12L2)
23        FORMAT(20X,'A=',12L2/20X,'B=',12L2)
60        FORMAT(20X,'S=',12L2/20X,'C=',12L2)
          END
          SUBROUTINE PALOG (N,N)
          LOGICAL::L(N)
          D=SI=1,N
5-----  L(1)=.FALSE.
          RETURN
          END

          SUBROUTINE SR(A,D,N)
          LOGICAL::A(N),D(N)
          K=N-1
          D=SI=1,N

5-----  D(K-I+1)=A(K-I)
          D(1) = .FALSE.
          RETURN
          END

```

Figure 2.6 LOGICAL MODEL SIMULATION PROGRAM

The following facts should be observed for the program written in figure 2.6.

- (1) The simulation of a 12 bit, 2's complement serial adder employs FORTRAN LOGIC statements as given in FIG.2.6

- (2) It is to be noted from the program that it has one-to-one correspondence with the R.F.L. flow chart shown in figure 2.5.
- (3) The simulation program is divided into four sections as shown in figure 2.6, corresponding to four different states of state controller in R.F.L. flow chart.
- (4) The circled number in the simulation program corresponds to the states in the R.F.L. flow graph. The initialization during state 1 in R.F.L. flow chart (F=1) are translated into three successive statements starting from statement No.1 in Fig.2.6.
- (5) The single bit full adder simulation (state F=2 of RFL) is found in the successive statements starting from (2) upto statement number 4, where the Boolean expressions for the sum, C, and Carry, C outputs are realized. The logical decision is made in statement number 50, during state F = 2.
- (6) All the R.F.L. production during state F=3 are translated into logical model simulation statement starting from statement No.3 upto and excluding statement No.4.
- (7) The adder outputs are printed in the loop/search section of the program, whenever RFL flow chart enters F=3 state.

(3) It is clear from the simulation program that bit-by-bit operation is performed by the logical system. And it also indicates the type of logical system, for example, here this shows that it is a serial adder.

2.4 THE SUBROUTINE DEVELOPMENT

It is advantageous to split a large computer program into number of small subprograms, each subprogram performing a well defined subtask of the total task. This has many advantages.

Each subprogram can be separately programmed, tested and then interconnected. A subroutine may be called by a main program several times and internal subprogram may call other subroutines.

It should be observed that between the caller and the called program two kinds of transfers, control transfer and information transfer should take place.

2.4.1 Examples: Considering the above conditions the subroutines for different number of operations have been developed.

For example: The R.F.L. production

$IF (A < C) B \leftarrow 1 \text{ ELSE } D \leftarrow 0$ is very popular for many digital systems design. The simulation of this R.F.L. production can be realized either by arithmetic model or by logical model. The arithmetic model for the R.F.L. production is realized by the following two arithmetic equivalent statements, where A, C and B are decimal integer numbers.

IF(A,B,C)D=1,0

D = 0,0

In the logical model realization the IFL production test the algorithm for DUAL Routine Steps used in DUAL operation are given below:

(1) Get the Boolean equation from the following algorithm

Input		Output
A	C	B
0	0	1
0	1	0
1	0	0
1	1	1

Boolean equation

$$B = AC + \bar{A}\bar{C} \quad \dots (1)$$

$$\bar{B} = (\bar{A}C + A\bar{C}) \quad \dots (2)$$

(2) Find the complement of A and C registers according to equation for (1)

(3) Find the 'AND' of value of A with C and \bar{A} with \bar{C}

(4) Find the 'OR' of value according to equation (1).

(5) TEST for zero by complementing the equation (1).

IF(.NOT.B) A \neq C ELSE A = C

the subroutine for TEST DUAL is given below.

SUBROUTINE TEST DUAL (A,C,D,N)

C A IS N-BIT LONG, C IS N BIT LONG REGISTER

C D IS SINGLE BIT REGISTER

C N = NO. OF BITS

C TEST IF A=C, SINGLE BIT D=1

COMMON D(500),B(500)

LOGICAL X & A(N),C(N),D,D,B

CALL CMT (A,D,N)

CALL CMT (C,D,N)

```

CALL AND (D,E,E,N)
CALL AND (A,C,D,N)
CALL OR (D,E,D,N)
CALL COM(D,D,N)
CALL TESTZE(D,D,N)
RETURN
END

```

In the digital system conversion from one radix to other is a very popular operation. For example conversion from Decimal to Binary is the primary operation in a digital computer. The algorithm for conversion has been discussed below.

Let D = Decimal number, L = Logical number

Divide D by 2. Let DM be the quotient and DN the remainder.

Replace L by DN attached to the left of L

If $DN = 0$ go to halt state, Else continue

Let $D = DM$

Go to step 2.

L is binary equivalent of D

Stop

The subroutine for this is as follows:

```

SUBROUTINE DTOL (D,L,N)

```

```

D=DECIMAL; L=LOGICAL-F,F;

```

```

N=BITS/L; DIT 1 = SIGN

```

```

INTEGER D,DM,DN

```

```

LOGICAL M 1 L(N)

```

```

CHECK FOR NEGATIVE

```

```

J = 0

```

```

IF(D.GE.0) GO TO 10

```

```

D=-D

```

```

J=1

```

```

C ----- CONVERSION PROPER
10 CALL FALSE (L,N)
   DO 20 I=1,N
     XI = N-I+1
     DMI = D-2*DMI
     D = *DMI
     IF (DMI.EQ.0) GO TO 20
     L(XI) = *DMI
     IF (DMI.EQ.0) GO TO 40
20 CONTINUE
40 IF (J.NE.2) GO TO 15
   CALL TRUE (L,N)
15 RETURN
   END

```

2.4.2 The R.T.L production $IB \leftarrow N(MA)$, is very popular in computer, which states that the memory buffer register, IB, is loaded with the contents of memory location whose address is given by MA.

The ~~the~~ arithmetic statement is $IB = N(MA)$, if suppose $N(MA) = 110$ then $IB = 110$ whatever its previous value is immaterial. For performing this operation the $LOAD(N,MA,IB,L,N)$ routine is developed, stating that the contents of memory location whose address is given by N-bit register MA, is loaded into N-bit register IB. The contents of location MA remains unchanged. L is the words per memory.

Steps used in developing the routine are:

- (1) Conversion of location from logical to decimal is performed.
- (2) The contents of that memory location from bit 1 to N is transferred to register B.

The subroutine for the above R.F.L. production is given below:

```

SUBROUTINE LODD (N,B,A,L,N)
C -----
C ----- N=N, LOCATION B IS LOADED IN REGISTER A
C ----- L = WORDS/UNIT.N = BITS/WORD
LOGICAL: A(N), B(N), N(L,N)
CALL LODD (B,J,N)
DO 10 I = 1,N
10 B(J,I) = A(I)
RETURN
END

```

2.4.4 The R.F.L. statement $(A \leftarrow \bar{A})$ is very common operation in many digital systems, the contents of accumulator A is complemented. For this the subroutine COMPLEMENT is developed.

SUBROUTINE COMPLEMENT (A,B,N) has a meaning that A is an N-bit value register, and its complement is also N-bit long and is stored in the register B. The subroutine for this is given below:

```

SUBROUTINE CLM (A,B,N)
C -----
C ----- B=A', N = BITS, A IS UNCHANGED
LOGICAL: A(N), B(N)
DO 10 I = 1,N
10 B(I) = NOT A(I)
RETURN
END

```

2.4.9 In digital computer memory is filled from some input device such as from cards, from magnetic tape etc. which stores data. The H.S.L. production for this is FILL MEMORY $N(L,N)$ from cards. The input may be in binary or octal or hexadecimal mode. The algorithm for FILL MEMORY is discussed below

- Step 1- READ all the data from data cards
Step-2 Convert the number/data into binary mode if it is not in binary
Step-3 Fill the locations from binary numbers one by one.

The sub-routine is given below.

```

SUBROUTINE FILLM(N,L,N)
C --- FILL FIRST L LOCATIONS IN MEMORY,N,
      1 FROM DATA CARDS
C --- S/OCTAL NUMBER/CARD, FORMAT X10
C --- N=DEC/WORD
      IMPLICIT INTEGER(0)
      LOGICAL L1,N(L,N)
      DIMENSION Q(50)
      READ(5,10)(Q(I),I=1,L)
      D020 J=1,L
      CALL Q2L(Q(J),L1,N)
      D020 I=1,N
20    N(J,I) = L1(I)
      RETURN
10    FORMAT (5I10)
      END

```


2.4.6 If the data input is in the octal mode, then for the FILLINBY a conversion from octal to binary is performed. This conversion is very popular wherever input is in octal mode. The F.F.L. statement for this is OCTAL/T-F conversion.

The algorithm used is illustrated step-by-step as follows:

Step-1 Let ϕ -Octal number, D_{full} (meaning of null is b is an empty register)

N = number of bits/r

D_{15} is sign bit is to be checked.

Step 2- Divide octal number by 10, let ϕ_{11} be the remainder. ϕ_{11} is the integer octal number.

Step 3. Replace b by $\phi_{11}, \phi_{12}, \phi_{13}$ as an octal number is equivalent to 3 bit group. The power of each binary bit is 2 to 0 from left to right

$$\phi_{11} = \phi_{11}, \phi_{12}, \phi_{13}$$

$$\phi_{11} = (N-1) = 2^2$$

$$\phi_{12} = (N-2) = 2^1$$

$$\phi_{13} = (N-3) = 2^0$$

Step 4- If $\phi_{11} = 0$, go to step 8, else continue

Step 5- $\phi = \phi / 10$

Step 6- Go to Step 2.

Step 7- 'D' is the binary equivalent of octal number.

Step 8- STOP

Following the above steps the subroutine is developed named as OCTAL TO LOGICAL CONVERSION viz. OTUL(ϕ, L, N).

where ϕ represents the octal number, L is logical number

```

CALL TRUE (L,N)
11 RETURN
END

```

2.4.7 The RTL statement $A \leftarrow 0$ is very common statement and is frequently used in the almost all digital system for SUBROUTINE FALSE(A,N) makes reset of the system all the values of register A; i.e. from 1 to N as zero. For example if register A has value FFFFFF, then after this call sub-routine A will have value as FFFFFFFF.

A

XXXXXXXXXX d = const zero

(a) Before operation

A

XXXXXXXXXX

(b) After CALL FALSE SUBROUTINE

Figure 2.5 CALL FALSE (A,N)

The RTL state $A \leftarrow 0$ gives the above operation as shown in diagram 2.5. And its Fortran equivalent logical statement is CALL FALSE (A,N)

SUBROUTINE

```

SUBROUTINE FALSE(A,N)
C INT    A=FF...F,N=DIRS
LOGICAL nl A(N)
DO 20 I=1,N
10    A(I)=FALSE.
RETURN
END

```

2.4.6 If the data input is in the octal mode, then for the FILLMORE a conversion from octal to binary is performed. This conversion is very popular whenever input is in octal mode. The R.S.L. statement for this is OCTAL/T-F conversion.

The algorithm used is illustrated step-by-step as follows.

Step 1 Let ϕ -Octal number, D -full (meaning of null is b is an empty register)

N = number of bits/ r

BIT 1 is sign bit is to be checked.

Step 2 Divide octal number by 16, let ϕ_{N1} be the remainder. ϕ_{N1} is the integer octal number.

Step 3 Replace b by $\phi_{N1}, \phi_{N2}, \phi_{N3}$ as an octal number is equivalent to 3 bit group. The power of each binary bit is 2 to 0 from left to right

$$\phi_{N1} = \phi_{N1} \cdot \phi_{N2} \cdot \phi_{N3}$$

$$\phi_{N1} = (N-1) = 2^2$$

$$\phi_{N2} = (N-1) = 2^1$$

$$\phi_{N3} = (N-1-1) = 2^0$$

Step 4 If $\phi_{N3} = 0$, go to step 0, else continue

Step 5 $\phi = \phi / 20$

Step 6 $\phi = \phi$ to step 2.

Step 7 ' b ' is the binary equivalent of octal number.

Step 8 STOP

Following the above steps the subroutine is developed named as OCTAL TO LOGICAL CONVERSION viz. OCTAL(ϕ, L, N).

where ϕ represents the octal number, L is logical number.

is sign bit.

routine for this is given as follows:-

TIME (OTOL) OCTAL TO LOGICAL GIVE SIGN

ROUTINE OTOL(O,L,N)

OT=OCTAL; L=LOGICAL F,F;

N=BITS/L; BIT 1 = SIGN

INREG. O,ON, O

LOGICAL: L(L)

O = O

CHECK FOR NEGATIVE

J=0

IF(O.GE.0) GO 2/10

O = -O

J=1

CONVERSION: PROPER

10 CALL FALSE(L,N)

K= N-2

DO 8 I = 1,K,3

2 O1=O-(O/10)*10

O=O/10

1 IF(O1.E.0)GO 2/8

O 2/ (3,4,3,4,3,4,3),O1

3 L(N+1-I)=.TRUE.

4 O 2/ (6,5,5,6,6,5,5),O1

5 L(N-I)=.TRUE.

6 O 2/ (0,8,8,7,7,7,7),O1

7 L(N-1-I)=.TRUE.

8 CONTINUE

IF(J.NE.1)GO 2/ 11

```

CALL FALSE (L,N)
11 RETURN
END

```

2.4.7 The RTL statement $A \leftarrow 0$ is very common statement and is frequently used in the almost all digital system for SUBROUTINE FALSE(A,N) makes reset of the system all the values of register A; i.e. from 1 to N as zero. For example if register A has value **11111111**, then after this call sub-routine A will have value as **00000000**.

A

11111111

d = don't care

(a) Before operation

A

00000000

(b) AFTER CALL FALSE SUBROUTINE

Figure 2.3 CALL FALSE (A,N)

The RTL state $A \leftarrow 0$ gives the above operation as shown in diagram 2.3. And its Fortran equivalent logical statement is CALL FALSE (A,N)

SUBROUTINE

```

SUBROUTINE FALSE(A,N)
C INDEX A=1,2,...,N; I=1,2,...,N
LOGICAL M(A(I))
DO 20 I=1,N
10 A(I)=.FALSE.
RETURN
END

```

2.4.8 For example in a shift register counter the value of all counter is shifted circular left/right depending on the use of counter. The Rotate right program gives a circular rotation of number. For example register A is 64-bit value as shown in figure 2.4. The result is stored in register B.

The R.T.L. statement is B=RRR and the FORTRAN equivalent logical model call statement is

CALL RR (A,D,N)

SUBROUTINE ROTATE RIGHT

```

SUBROUTINE RR(A,N)
C=RR
REGISTER A IS ROTATED RIGHT BY
/ ONE BIT; N = NUMBER OF BITS
LOGICAL L(A(N),B(N),C
N=N-1
DO 20 I=1,N
CALL RR(A,B,N)
B(I)=C
CALL R (B,A,N)
20 CONTINUE
RETURN
END

```

Similarly for other R.T.L. statements subroutines are developed and tested as given in Appendix-A. Table 2.2 shows a list of R.T.L. statements and their FORTRAN counter parts.

Table 2.2 Logic Model Equivalents and Arithmetic Model equivalent for Typical R.S.L. statements

SL	FORTRAN ARITHMETIC EQUIVALENT	FORTRAN LOGIC EQUIVALENT	REMARK
$\leftarrow X \leftarrow Y$	$B \leftarrow X \leftarrow Y$	CALL ADD(X, Y, B, N)	X's complement addition
$\leftarrow D \leftarrow A \leftarrow B$	does not exist	CALL AND (B, C, A, N)	
$\leftarrow \bar{A}$	$B \leftarrow A$	CALL COM(A, B, N)	X's complement
$\leftarrow B$	$A \leftarrow B$	CALL OR(B, A, N)	
$J \leftarrow I$ $L \leftarrow I$	does not exist	CALL EQUAL(B, L, N, A, J, N)	For one bit transfers J=L, L=L, (J, N, L, and N are integer coded format).
$\leftarrow 0$	$A \leftarrow 0$	CALL FALSE(A, N)	
ALL MEMORY array (M(L, N)) from cards	does not exist	CALL FILL(M, L, N)	L locations filled (L in decimal)
$\leftarrow M(B)$	$A \leftarrow M(B)$	CALL LOAD(M, B, A, L, N)	M(B) = contents of memory location B. M(B) is an array.
$M(B) \leftarrow A$	$M(B) \leftarrow A$	CALL LOAD(A, M, B, L, N)	
Logical inversion	does not exist	CALL LOGO(L, O, N)	Logical to Octal
Logical to decimal conversion	does not exist	CALL LOGD(L, D, N)	Logical to decimal
$\leftarrow D \leftarrow C \leftarrow B$	does not exist	CALL OR (B, C, A, N)	
Octal to Logical conversion	does not exist	CALL OTO(L, O, N)	Octal to Logical
Print memory array, N	does not exist	CALL PRINT (N, L, N)	
$\leftarrow S \leftarrow A$	does not exist	CALL SL(A, B, N)	Shift left by one-bit

$B \leftarrow \bar{A} \oplus A$	does not exist	CALL OR(A, D, N)	
$S \leftarrow X \oplus Y$	$S = X \oplus Y$	CALL XADD(N, Y, 0, C, N)	2's complement C carry out
$A \leftarrow \bar{A} \oplus 1$	$A = \neg A \oplus 1$	CALL XCOM(A, N)	2's complement
$IF(A \oplus B) C \leftarrow 1$	$IF(A \oplus B) C \leftarrow 1$	CALL TEST EA(A, B, C, N)	C contains one bit
$IF(A \oplus 0) B \leftarrow 1$	$IF(A \oplus 0) B \leftarrow 1$	CALL TESTZ(A, D, N)	B contains one bit
$IF(A_3 = 0) B_3 \leftarrow 0$	$IF(A(3) = 0) B(3) \leftarrow 0$	$IF(POS, A(3))$ $B(3) = FALSE$	
$IF(A_3 = 1)$	$IF(A(3) = 1)$ GO TO 9	$IF(A(3))$ GO TO 9	
$A_2 \leftarrow (\bar{D}_1 \vee C_2) \wedge D_2$	does not exist	$A(2) \leftarrow (\neg D(1) \vee C(2))$ $\wedge D(2)$	
$B \leftarrow (A \wedge B) \vee C$	does not exist	CALL AND(A, D, D, N) CALL OR(D, C, D, N)	

The advantage of using REL statement flow chart is that one can simulate complicated systems by means of these sub-routines. The benefits of using digital simulation techniques are savings in ~~time~~ ^{cost} and/or ~~cost~~ by eliminating fundamental design errors. Other advantages are:

- (a) Validity of operational specifications can be checked.
- (b) During the early design stage corrections and modifications can be made.
- (c) Alternative procedures and designs may be evaluated.
- (d) It serves as design documentation.

CHAPTER - 5BASIC COMPUTER ARCHITECTURE
(Introduction and Computer)5.1 INTRODUCTION

In early days of computer age first hard-ware was designed and fabricated. Then software was developed. A digital computer is an electronic programmable calculating machine which works on a binary principle. Electronic circuits are used to represent combinations of binary digits, each of which can be in one of the two states, on or off, high or low, open or closed, etc. Logically these two states are called as TRUE OR FALSE. These two states are represented by electrical voltages. The use of binary system in an electronic machine lies in the elimination of erroneous interpretation while transporting information from one point of the machine to another.

Digital computers are sub-categorized according to cost of peripheral devices and software used. These are given below:

- (I) the large, general purpose, data processing systems,
- (II) the smaller, cheaper general purpose systems,
- (III) the special purpose systems.

5.1.1 The Large Machine- These are not 'on line' machines. They are generally used to run multiple jobs and requires a controlled environment to run in, such as an air conditioned

room. These systems fall into two groups. One is data processing and the other is scientific processing.

3.1.2 The Smaller Machine

These are general purpose machines used for the more specific operations. For example micro computers, minicomputers and midicomputers. They are more rugged, requiring no special environmental conditions. They are used in a wider range of applications, many of which involve 'real-time' or 'online' operation such as a control of a steel mill.

3.1.3 Special Purpose Systems

The special purpose machines is designed for a single type of application and frequently has most of its program provided. For example: The navigation computers.

All digital computers are capable of executing a limited number of defined operations by giving it an instruction. Each instruction is simply a binary word, a particular combination of zeros and ones is decoded by the control unit in the CPU. The operation of digital computer is well defined by considering basic computer organization.

3.2 SCHEMATIC CONCEPT OF A DIGITAL COMPUTER

Figure 3.1 shows the basic block diagram of a digital computer. The architecture of the classical computer is centered around four basic building blocks. These are:

1. The arithmetic/logic unit (ALU),
2. The control unit,




FIG. 3.1. BASIC COMPUTER ORGANIZATION (BLOCK DIAGRAM)

3. The memory unit.

4. The input/output unit.

The input device converts the information received from the input machine such as punch cards, magnetic tape into electrical signals and sends it to the control unit within the central processing unit. From there the information is sent to memory. After the program and data have been transferred to the memory, the control unit begins allowing one program at a time, in sequence to be executed. The data is processed in the arithmetic unit and is stored in the storage unit. The memory address register, MAR will give the address of this loaded data. Accumulator always contains one of the data. The output unit reads the result from the memory under the supervision of control unit.

Suppose for example computer is ordered to perform a particular operation by giving an add instruction. It will perform the operations in the following sequence:

- (i) the number at the input terminal is transferred to CPU-accumulator memory,
- (ii) this number from accumulator is transferred to a particular memory location,
- (iii) the second number at the input terminals is transferred to the CPU accumulator.
- (iv) the number in memory location is added to the to the number presently in the accumulator and the result is left in the accumulator.

(v) The number in the accumulator is outputted to the output unit. The computer system stops.

This explains a computer organization.

9.9 ORGANIZATION OF LINC COMPUTER

For the detail-architecture of a digital computer, and machine-language description LINC (the Classic LINC Laboratory Instrument Computer) computer is considered for example. (3)

The LINC is a 12-bit minicomputer. All the information is processed and stored in its memory will be represented by 12-bit numbers. It is to be noted that the leftmost bit is the sign bit and the other 11-bits form the magnitude of the number in the 1's complement system.

A schematic-layout of a LINC computer is given in Figure 9.2. An instruction is fetched from the memory into the control unit where it is decoded; the control unit then causes the action defined by the instruction to be executed. When the instruction has been executed, the next instruction is fetched from memory, and so on.

All arithmetical and logical operations are performed by the decoded instruction, by the arithmetic and logic unit. The communication between the computer and the outside world takes place via the input/output system.




FIG 3.2 ORGANIZATION OF LINC COMPUTER
(BLOCK DIAGRAM)

With this basic overall picture in consideration, each of these blocks has been discussed in the following steps:

(1) Memory Unit - The memory unit is the main storage area of the computer. The important features of memory are as follows:

- (a) Information is stored by the word or byte. Any operation on individual bits is performed by passing the whole word to the ALU.
- (b) Each location in the memory can be accessed in the same time as any other, each location is said to have a unique address.
- (c) Memory cycle time is the time taken by the digital computer to complete a memory access.
- (d) The size of the memory is restricted by the range of addresses as determined by the machine instruction set.
- (e) Different types of memory can be mixed together in some machines, but this is uncommon.
- (f) Some memories are volatile and some are non-volatile in nature.

If memory is seen from the CPU side it looks like a black box with 2 input ports and two output ports.

(2) Memory Buffer Register - This register serves as an interface between the memory and other units. If the information

is to be written into memory, the CPU must simply transfer the appropriate word into the MAR. It is then automatically copied to the appropriate memory location.

(3) Memory Address Register (MAR)- The specific word of information to be accessed, either read or write, is located by the contents of the MAR i.e. It gives the location of data received or outputted in the memory.

(4) Instruction Register- The instruction register is a part of instruction decoder and hence is a part of control unit. The instruction register receives those bits of the current instruction which convey operator information i.e. contents of MAR goes to the instruction register, IR.

(5) Instruction Decoder (ID)- The instruction decoder and controller is a part of control unit. It decodes the contents of the instruction register.

(6) Program Counter- The program counter in combination with instruction decoder and controller forms a control unit. It is also a word length register. It indicates during the execution of one instruction, the address at which the next instruction to be executed is stored.

(7) Control Unit- It is the heart of central processing unit. It comprises of two parts, the instruction decoder and controller and the Program Counter.

The following gives step-by-step operation of control unit:

- (i) contents of PC goes to MAR, and initiate the memory read cycle, thereby loading the MAR.
- (ii) Restore the memory location just read if magnetic core is being used.
- (iii) Increment the PC
- (iv) Contents of MAR is transferred to SR
- (v) Decode the instruction
- (vi) Execute the instruction
- (vii) Repeat the same from (i) etc.

Step (i) and (ii) gives read/restore memory cycle, this implies that processor clock is controlling the memory cycle time. This timing sequence is shown in figure 3.3.

(D) Arithmetic and Logic Unit - It is that part of computer where all logical and arithmetic operations are performed. It is constructed exclusively of high speed electronic components. Any operation is executed by a particular set of command signals which are generated by ID at the appropriate time as determined by the specific instruction being executed. Some of the typical operations are executed as follows:

- (i) Add,
- (ii) Subtract
- (iii) Complement and negate
- (iv) Increment,
- (v) Decrement,
- (vi) Shift.

(9) Accumulator- The ALU itself is not a store. Accumulator is a prominent part of ALU. It always holds one operand for each arithmetic or logic operation and the result is always stored in it.

(10) Logic and Timing Circuit- This unit gives the control signals for the start of operation between the various registers at the proper times.

(11) State- In order to keep track of the mode in which the computer is operating the control unit employs a one-bit register called the state flip-flop.

(12) Input and Output Unit- Peripherals either transmit data to the computer (input) or receive data from the computer (output) along the 12-bit wires.

9.4 INSTRUCTION SET FOR LMC SIMULATOR

Machine language instructions directly control the various functions of a digital computer. The instruction set can be divided into a number of types of functions for example:

- (1) Transfer- move data between memory locations and the CPU registers,
 - (2) Perform arithmetic, logical and shift type operations,
 - (3) Branch and control,
 - (4) Transfer data to and from the peripherals,
- example 2/0:

- (9) Various control operations, example halt, cc0 or clear a register, etc.

These instructions are usually put into one of three classes:

- (a) Memory Reference Instructions - which involve operations on data stored in memory.
- (b) Non-Memory Reference Instructions: which either operate on data stored inside the CPU or require no data.
- (c) Input/output instructions.

The basic format for memory and non-memory reference instructions are given in Figure 3.4.

For example: The memory reference instruction ADDHXH states that the content of the accumulator is added to the contents of location HXH and leave the result in the accumulator. Using 1's complement addition. The instructions commonly used for LINC are listed below in table 3.1

Table 3.1 A Brief List of Pseudo-LINC INSTRUCTIONS

Machine	Machine Code No. (Octal)	Meaning
ADD HXH	2HXH	ADD the contents of the accumulator to the contents of location HXH and leave the result in the accumulator using 1's complement addition.

AFB	0431	Any the next instruction if the <u>acc</u> umulator is <u>positive</u> i.e. sign bit equals zero
CLA	0011	<u>C</u> lear the accumulator
COM	0017	<u>C</u> omplement the contents of the accumulator.
HLP	0000	The machine is ordered to <u>HALT</u> .
JMPXXX	6XXX	<u>J</u> MP to location XXX to obtain the next instruction
MULTXXX	5XXX	<u>M</u> ultiply the contents of the acc. by the contents of location XXX and leave the least significant 11 bits in the accumulator.
HOP	0016 OR YYYY	No <u>O</u> peration. This merely gives delay before the next instruction is executed. YYYY is undefined code
ROR	0500en	<u>R</u> otate <u>R</u> ight
SEC	4XXX	<u>S</u> tore the contents of the accumulator into location XXX and then <u>C</u> lear the accumulator

Observe the following facts concerning the tables:

- (1) The underlined uppercase letters in the last column give the key to the mnemonics.
- (2) Certain instructions, such as ADD, SEC, have both an operation part and an address part.




FIG. 3.5 RTL DIAGRAM FOR
 FETCH CYCLE




FIG 3.6 STATE DIAGRAM
 FOR FIG. 3.5




FIG. 3.7 RTL DIAGRAM FOR
 ADD INSTRUCTION




FIG. 3.8 STATE DIAGRAM
 FOR FIG. 3.7

- (3) Other instructions, such as CLA, HLT, have only an operation part.
- (4) The JIZ and APB are branch instructions.
- (5) Print instruction is particular to particular computer.
- (6) For the one or more negative operands, the algebraic sign for the result for arithmetic operations is placed in the leftmost bit.

3.9 REL DESCRIPTION FOR THE INSTRUCTIONS

The operation of an instruction takes place in two parts. These are

- (a) Fetch cycle or Instruction Cycle.
- (b) Execution cycle.

3.9.1 Fetch Cycle

A fetch cycle is the primary cycle for each instruction. This cycle obtains the instruction from the memory.

How a fetch cycle operates, can be made clear by REL diagram and state diagram as shown in Figure 3.9. 3.6 respectively T_0 through T_3 are the states in which operation is taking place. At T_0 state the Program Counter fetches the address of the instruction to the memory address register. Then at T_1 state the contents of the memory whose address is given by MA is transferred to the memory buffer register, MB. At T_2 state the instruction part of MB is transferred to instruction register, and this is immediately decoded; PC is incremented; the state register is set to execution.




FIG. 3.9 RTL DIAGRAM FOR ROTATE RIGHT INSTRUCTION




FIG. 3.10 ROR OPERATION

3.9.2 The Execution Cycle: The execution of the instruction takes place in this cycle. The execution cycle is different for different instructions. The RTL representation for the execution cycle of several instructions are given below.

3.9.3 RTL diagram for the ADD Instruction

From state T_0 to T_3 the execution operation takes place. At T_0 state the address portion of the memory buffer is transferred to the memory address register. At T_1 the contents of the memory location whose address is given by RA is transferred to the buffer register, RB, and at T_2 the contents of accumulator is added to the contents of the memory buffer register and is stored in accumulator, and the process is repeated for the new instruction cycle starting with the fetch cycle. The state diagram is similar to the fetch cycle.

3.9.4 RTL Program for the RRR

By rotate-right means the least significant bit of the accumulator becomes the most significant bit in one clock pulse and the L.S.B. position is occupied by the bit next to the L.S.B. This operation repeated till all the bits loop by one bit has rotated right. For example.

Accumulator is 12 bit word length

$$A \leftarrow RRR A$$

meaning that accumulator is rotated right by 1 bit and the

result is stored in the accumulator.

Similarly the RFL programs for the other instructions can be written. The following table gives the RFL program for the common instructions.

Table 3.2 RFL Program for the execution of common instructions

States	ADD	OUT	JMP	DEC	FOR
T=0	$MA \leftarrow MB_{0-8}$	$A \leftarrow \bar{A}; PC \leftarrow MB_{0-8}$	$MA \leftarrow MB_{0-8}$	$A \leftarrow MA;$ $MB_{0.9} \leftarrow MB_{0.9} - 1$	
T=1	$MB \leftarrow M(MA)$	-----	-----	$MB \leftarrow A; A \leftarrow 0$ $Z \leftarrow 0$	
T=2	$A \leftarrow A + MB$ $Z \leftarrow 0$	$S \leftarrow 0;$	$S \leftarrow 0;$ $Z \leftarrow 0;$	$M(MA) \leftarrow MB;$ $S \leftarrow 0;$ $Z \leftarrow 0;$	

3.6 HARDWARE REALIZATION OF R.F.L. FLOW CHART FOR ADD INSTRUCTION

It is to be noted that for a given R.F.L. flow chart and R.F.L. program a logical diagram can be drawn as shown in Figure 4.11. This logic diagram shows how logical operations are performed in sequence by an instruction.

For example: Consider ADD instruction. The R.F.L. program is given in table 3.2 and its R.F.L. flow chart is drawn in Figure 3.7 by using R.F.L. productions in group according to the requirement of the logic system. Its logical diagram or hardware implementation is shown below.




FIG. 3.11. LOGIC DIAGRAM FOR THE ADD INSTRUCTION EXECUTION

It is to be noted that for the ADD instruction execution, an 'OR' gate is used for the 'OR' operation performance. Only this gate inputs are saved in the accumulator itself.

Similarly the logic diagram for the other instructions can be drawn.

It is to be noted from the above discussion that the LINC computer can be simulated following any of the two simulation techniques as discussed in Chapter (2) corresponding to the requirements. If the bit-by-bit informations are of not importance then use a very simple and concise approach named Arithmetic model approach and if detail operation of a logical system is to be seen then logical model approach is used.

3.7 SIMULATION OF LINC COMPUTER

The following section is devoted for the simulation of LINC computer using the two model approaches.

3.7.1 Arithmetic Model Approach for the Simulation of LINC Computer

The arithmetic model is developed from the above R.T.L. flowgraphs and R.T.L. program. By taking the FORTRAN arithmetic equivalent for the above R.T.L. production group. This model is very helpful and useful for the simulation of a fairly high level, example, the shift operation does not even appear explicitly.

The simulation program for the arithmetic model approach is given below:

```

Case:   SIMPLE COMPUTER: SIMULATION
        DIRECTOR N(CO)
        INTERRUPT PC,A

Case:   MEMORY CLEAR, INTERRUPT READ IN, PRINT
2       DO SI=1,60
3       N(I)=0
        WRITE(6,60)
        READ(9,72,END=70)PC,N,IL,IN
        READ(9,79)(N(I),I=20,N)
        WRITE(6,73) PC,N,IL,IN
        WRITE(6,74)
        WRITE(6,75)(N(I),I=IL,IN)

Case:   FETCH CYCLE
3       NA=PC
        ND=N(NA)
        PC=PC+1

Case:   DECODER PART OF FETCH
        IF(ND.LT.2000.) GO TO 110
        IF(ND.LT.4000.) GO TO 120
        IF(ND.LT.6000.) GO TO 130
        IF(ND.LT.8000.)GO TO 140
110     IF(ND.EQ.0.) GO TO 150
        IF(ND.EQ.17.) GO TO 112
        IF(ND.EQ.17.) GO TO 114
        IF(ND.EQ.051) GO TO 113
        PRINT 100
        GO TO 2

```

CXKX ADD INSTRUCTION
120 MA=MB-2000.
 MB=N(MA)
 A=A+MB
 WRITE(6,77)PC,MA,A
 GO TO 5

CXKX STC INSTRUCTION
130 MA=MB-4000.
 MB=A
 A =0
 M(MA)=MB
 WRITE(6,77)PC,MA,A
 GO TO 5

CXKX JMP INSTRUCTION
140 PC=MB-6000.
 WRITE(6,77)PC,MA,A
 GO TO 5

CXKX CLR INSTRUCTION
112 A=0
 WRITE(6,77)PC,MA,A
 GO TO 5

CXKX COM INSTR.
114 A=A-A
 WRITE(6,77)PC,MA,A
 GO TO 5

CXKX APO INSTRUCTION
115 IF(A.LT.0.) GO TO 116

```

PC=PC+1
126 WRITE(6,77)PC,IA,A
    GO TO 5
CHECK HALT INSTRUCTION
150 WRITE(6,77)PC,IA,A
    WRITE(6,81)
    WRITE(6,79)(C(5),I=1,N)
    GO TO 2
70 STOP
72 FORMAT(4I3)
75 FORMAT(5X, 'PC= ',I3, 'IA= ',I3,
    $ 'HL= ', I3, 'HL= ',I3)
76 FORMAT('0',5X, 'INITIAL MEMORY CONTENTS')
79 FORMAT(10X,9I10)
77 FORMAT(5X, 'PC= ',I3,5X, 'IA = ',I3,
    $ 5X, 'A= ',I4)
79 FORMAT(9I10)
80 FORMAT('0')
81 FORMAT ('0', 5X, 'FINAL MEMORY CONTENTS')
100 FORMAT(0, 10X, 'PROBLEM IS NOT POSSIBLE TO SOLVE')

END

```

- (1) The model operates on decimal numbers.
- (2) Only Arithmetic Fortran statements are used.
- (3) In the decoding section, after decoding all the known instructions GO TO 2 STATEMENT CAUSED ANY UNDECODED instruction to cause the current simulation to terminate and a new program to be read in.

- (4) The computer memory is represented as a 60 element array, $M(1)$ through $M(60)$.
- (5) No-operation causes the current simulation^{to} terminate and a new program to be read in.
- (6) This is a very concise program and takes less time in comparison with logical model.

The above program is tested on IBM 560 and result of the program is given in Appendix B.

3.7.2 LOGICAL MODEL APPROACH FOR THE SIMULATION OF COMPUTER

The logical model simulation technique is very helpful for describing the bit-by-bit operation of a complicated logical systems, for such as digital computers. It has been discussed in Section 2.9 that how a logical model is developed from its corresponding R.T.L. flow graphs. The same technique is also used here for the realization of logical model of LMC computer.

The logical model for the LMC computer is given below:

```

CNAME      LOGICAL MODEL SIMULATION FOR SIMPLE
           $ COMPUTER
           LOGICAL A(12),PC(9),IR(12),IRC(12),IA(9)
           $ IB(12),M(60,12),D,P(9),N(6),ID(12),D(12)
CNAME      MEMORY READ IN, AND PRINT
           $ ----- READ(9,72,END=70)L,N,DL

```

```

READ(5,1)PC(9)
CALL FWRITE(N,L,N)
WRITE(6,100)
100  FORMAT(20'H, *INITIAL*')
CALL FWRITE(N,L,N)
CALL FALSE(1,11)
P(11)=.TRUE.
CALL FALSE(1,6)
R(6)=.TRUE.

```

~~CODE~~

FETCH CYCLE

9

```

CALL EB(PC,IA,II)
CALL LORA(N,IA,IB,L,N)
CALL EB(IB,IR,II)
CALL EADD(PC,P,PC,D,II)

```

~~CODE~~

DECODING OPERATION OF FETCH

```

CALL ODR(IR,IRC,II)
IF(IRC(1).AND.IRC(2).AND.IRC(3)) G/ T/ 10
IF(IRC(1).AND.IR(2).AND.IRC(3)) G/ T/ 20
IF(IR(1).AND.IRC(2).AND.IRC(3)) G/ T/ 30
IF(IR(1).AND.IRC(2).AND.IR(3)) G/ T/ 40
IF(IR(1).AND.IR(2).AND.IRC(3)) G/ T/ 50.

```

C ----- INSTRUCTION FETCHED CANNOT BE DECODED. G/ T/ NEX PROGRAM
 PRINT 200

G/ T/ 2

```

10-----IF(IRC(4).AND.IRC(5).AND.IRC(6)) G/ T/ 60
IF(IRC(4).AND.IR(5).AND.IR(6)) G/ T/ 61
IF(IR(4) AND IRC(5) AND IRC(6)) G/ T/ 62

```



```

C      INSTRUCTION DECODED CANNOT BE DECODED
      PRINT 200
      GO TO 2

60     IF(IRC(7).AND.IRC(8).AND.IRC(9)) GO TO 63
      IF(IRC(7).AND.IRC(8).AND.IR(9)) GO TO 66

C      PRINT 200
      GO TO 2

66     IF(IRC(10).AND.IRC(11).AND.IR(12)) GO TO 67
      IF(IR(10).AND.IR(11).AND.IRC(12)) GO TO 68
      IF(IR(10).AND.IR(11).AND.IR(12)) GO TO 69

C ---- PROGRAM ONE IS NOT POSSIBLE TO SOLVE
      PRINT 200
      GO TO 2.

C ---- EXECUTION CYCLE FOR THE DECODED INSTRUCTIONS
C ---- ADD INSTRUCTION EXECUTION
20 --- CALL EQUAL (ID,A,12,IA,1,9)
      CALL LOBA (I,IA,IB,L,II)
      CALL RADD (A,IB,A,D,II)
      PRINT 570,PC,IA,A
      GO TO 5

C ---- STC INSTRUCTION
50 --- CALL EQUAL (ID,A,12,IA,1,9)
      CALL E0 (A,IB,II)
      CALL FALSD (A,II)
      CALL LOEN (ID,I,IA,1,9)
      PRINT 670,PC,IA,A
      GO TO 5

```

C ----- JMP INSTRUCTION
 50 CALL E UAL(MB,4,12,PC,1,9)
 PRINT 870,PC,MA,A
 GO TO 5

C ----- ROR INSTRUCTION
 61 CALL RR(A,A,N)
 CALL COR(R,R,6)
 CALL ADD(MB,R,MB,6)
 CALL ED(MB,MB,6)
 6 IF (MB(1).AND.MB(2).AND.MB(3).AND.MB(4).AND.MB(5).AND.
 MB(6)) GO TO 61
 GO TO 5
 PRINT 870,PC,MA,A

C ----- APO INSTRUCTION
 62 IF(A(1)) GO TO 100
 CALL TADD(PC,P,PC,D,N)
 100 PRINT 870,PC,MA,A
 GO TO 5

C ----- BLT INSTRUCTION
 63 PRINT 870,PC,MA,A
 PRINT 871
 CALL PRTEM(M,L,N)
 GO TO 2

C ----- CLR INSTRUCTION
 67 CALL FALSE(A,A,N)
 PRINT 870,PC,MA,A
 GO TO 5

C ----- NOP INSTRUCTION
 68 PRINT 870,PC,MA,A
 GO TO 5

```

C -----    CON INSTRUCTION
          69    CALL CON(A,A,B)
              PRINT 670,PC,CA,A
              OF 10 5
          70    STOP
          1     FORMAT (9L1) X
          72    FORMAT (9L5)
          670   FORMAT(5X, 'PC=---',5L2,5X, 'The ',
          $     9L2,5X, 'A= ',12L2)
          600   FORMAT(10H, 'INSTRUCTION CAN NOT BE DECODED'.)
          671   FORMAT ('0',5X, 'FINAL')
              END

```

The following facts should be seen concerning the program:

1. The logical model is divided into five sections:
 - (a) Fill memory, (b) FETCH cycle, (c) Decoding cycle, (d) Execute cycles, and (e) Output print and format statements.
 - (a) In the fill memory section, memory is filled from the cards containing Machine language data in OCTAL numbers.
 - (b) The second section gives the fetch cycle of computer, how instructions are fetched into memory.
 - (c) The third section describe the bit-by-bit decoding of of the fetched instruction in sequence.
 - (d) the fourth part describes the execution of the decoded instructions. Here bit-by-bit operation of the instruction is described.
 - (e) The fifth and the last part of the program gives the output print and format statements.

2. The memory is represented by a matrix $M(L,N)$ with L as the number of locations in decimal and N as the number of bits, L and N decimal numbers.
3. The logical rotate operation is also described here.
4. The contents of program counter from bit 1 to bit 9 is transferred to the memory addressed register in statement number 5.
5. The first three bits of memory address register represents the OP code of the instruction.

CHAPTER-4ASSOCIATIVE MEMORY4.1 INTRODUCTION

The memory systems that responds to request based on contents are known as content addressed memories (CAM) or associative memories. The associative memories are more complex systems, involving more logic with each memory cell and hence are used only in special purpose computers.

The CAM mode of memory operation differs from the location-addressable mode of operation in the following ways:

- (i) The address is not needed for storing and retrieving information.
- (ii) During the retrieval process, information is simultaneously sensed from all specified memory locations and processed to determine if it is associated with the desired information.
- (iii) All associated information in the specified section can be retrieved, i.e., it is a multivalued output process.

4.2 MODES OF OPERATION

The CAM has three modes of operations

- 4.2.1 Read-Write mode, 4.2.2 Read mode
- 4.2.3 Search mode (or Match mode)

4.2.1 READ-WRITE CODE


In the read-write mode a word can be written into a location, overwriting any previously stored data or can be read out from a selected location. The read action may be destructive or non-destructive. Since this is the common memory type it is referred to simply as RAM rather than read-write-RAM.

4.2.2 READ-ONLY CODE


In read only mode a RAM (random access memory) can be made with data loaded into it during its fabrication. The data stored in any location can be read but it cannot be altered. This type of memory is called ROM.

4.2.3 SEARCH CODE

In the search mode the contents of each word of memory are compared with a given data word. If a match is detected, then a flag bit one of which is associated with each word is set. This technique is also useful for matching a part of a word to set the indicator flag as shown in the figure 4.1. Only the bit in the search register which correspond to each bit in the mask register will be compared with the memory contents. All memory locations which have 0101 in the left hand 4-bits will have the associated search result flag set irrespective of the contents of rest of bits. The word select flag is cleared when the word is excluded from the search.




SEARCH REGISTER




MASK REGISTER

WORD -0




WORD -1



WORD N-2



WORD N-1



WORD SELECT REGISTER

SEARCH SELECT REGISTER

FIG 4.1 Content Addressable Memories

The mask and search registers are n -bit long and the word select and search select registers are of n -bit length.

From the above discussion the simplest algorithm for an ideal CAM operating in the content addressable mode will have the following necessary steps:

- (i) Search for match,
- (ii) retrieve or store the desired information,
- (iii) offer the priority structure and manage the memory.

The algorithm is illustrated by the following example of LRAM computer associative memory.

6.9 EXAMPLE

Consider a problem for searching a given memory location in LRAM computer memory.

The memory in LRAM computer has L locations, word length being n -bits-12 bits represented by $n(1), n(2), n(3) \dots n(L)$. It is desired that the contents of a given memory location n be compared with all the other memory locations and if an identical number is found in location Y , then the contents of the last location of memory, viz. $n(L)$ should be made equal to Y in binary. If no match is found, then the last location $n(L)$ should be made zero.

The associate memory organization for the problem has L locations and each location has 12 bits, the given memory location ' K ' is stored in a register called 'descriptor', which characterizes the desired information. The memory

tries then to locate this information in its memory storage. It responds either with its desired information or atleast with its address. Using the above defined algorithm the R.F.L. flow chart for the LHM computer associative memory can be written as illustrated in figure 4.2.

4.3.1 The R.F.L. Flow Chart for the Associative Memory

T = 1 : MA ← MB
 T = 2 : MD ← N(MA)
 T = 3 : C ← MD, MA ← 1
 T = 4 : IF(MA=MD) N ← 0, MA ← MD, T ← 7
 T = 5 : IF(MA=MD) MA ← MA + 1, T ← 6 ELSE
 MD ← N(MA)
 T = 6 : IF(MD=C) MD ← MA, MA ← MD ELSE
 MA ← MA + 2, T ← 4
 T = 7 : N(MA) ← MD
 T = 0 : HALT

Figure 4.2 R.F.L. flow chart

It has been noted from the above R.F.L. flow graph that all the memory locations (1,2,...L) are converted to binary number. Since memory is represented by a matrix $M(L,N)$ where L is the number of locations in decimal and N number of bits/word in decimal. The given location K, where K is in decimal has to be changed into equivalent binary number.

(decimal) L \xrightarrow{NOL} LD(binary)
 (decimal) K \xrightarrow{NOK} KD(binary)

The contents of location KD having address IA is stored in register C in state three and the IA is initialized for the further operation.

The states 4, 5 and 6 form a loop for the checking of memory location at a time unit either a match is found or end of memory is reached i.e. at 7th, the memory addressed location is checked for the last location number and at the 8th state the memory address (IA) is compared with the given location KD , if it is TRUE the contents of buffer register is compared with the contents of the descriptor register C , and for the TRUE value the location IA is made equal to ID and this memory buffer value is loaded in the last memory location and the operation is halted.

Assuming this to be a correct program, when tested on digital computer it was not giving satisfactory results. It was noted that it always stopped at one particular value of memory location. After debugging it is found that the R.F.L. production ($IA \leftarrow IA+1$) is missing. On making this correction, when the program was tested it gives the required result. If without running this program hardware realization would never give the correct results and it was not possible at all to check where the error is committed and a lot of time would be wasted. Hence before realizing the hardware, it is a good practice to simulate the associative memory system by any of the following techniques:

- (1) Arithmetic model simulation technique,
- and (2) Logical model simulation technique.

4.22 Arithmetic Model Simulation for Associative Memory

If the detail operations of system are of not such concern, then ^{bit} bit-by-bit operation is considered and the associated memory system can be simulated by a relatively short/concise program. The arithmetic model is employed for the simulation of associative memory system. Each R.F.L. production is represented by its corresponding arithmetic model equivalent as given in table 21 of Chapter 2.

The arithmetic model for simulation program is listed below:

ARITHMETIC MODEL

1 2 3 4 5 6 7 8 9 10

C C SIMULATE(S) OF ASSOCIATIVE MEMORY CIRCUIT-A.M.
 DIMENSION N(100)
 READ(5,10) L,K

C ----- L = TOTAL NO. OF LOCATIONS, K=MEMORY ADDRESS IN DECIMAL
 READ(9,20)(U(I),I=1,L)

C ----- ALL MEMORY LOCATIONS ARE FILLED WITH DECIMAL
 \$ INITIAL DATA FROM CONSOLE.
 PRINT 70, (U(I),I=1,L)

C ----- ALL MEMORY LOCATIONS ARE PRINTED FOR THE CHECKING
 OF MEMORY DATA

C ----- REL STATEMENTS STARTS FROM HERE
 L=101

① M=N
 ② M=N(M)

C ----- CONTENTS OF LOCATIONS N TO STORED IN REGISTER C
 ③ C = M
 M = 1

```

C ----- CHECK FOR THE LAST MEMORY LOCATION
  (4) IF (IA.E .LE) GO TO 50
  (5) IF (IA.EP.K) GO TO 40
C ----- ID=I(IA)
C ----- CHECK FOR THE EQUIVALENT OF ID AND C
  (6) IF (ID.E.C) GO TO 50
      IA=IA+1
      GO TO 4
50 ----- ID=0
      IA=1
      GO TO 7
40 ----- IA=IA+1
      GO TO 6
50 ----- ID=IA
      IA=1
  (7) IF (IA) = 1
      WRITE (6,60) L,K,(I(I),I=1,L)
  (8) STOP
10 ----- FORMAT (29,29.0)
20 ----- EQUINE(1919)
60 ----- DEFER (' L...', 19, 'E...', 29.0/(1919)
70 ----- FORMAT(15,15)
      END

```

The following points are seen for the arithmetic model calculation.

- (1) Only FORTRAN arithmetic equivalent statements are used for the corresponding R.L. productions.
- (2) It accepts data only in the decimal integer mode and not in the binary (TRUE/FALSE) mode.

- (3) The memory is represented by an array of elements.
For example: $N(1), N(2), \dots, N(600)$
- (4) The arithmetic model is divided into subsections.
In the first section the memory is filled from
the data cards.
- (5) In the section two the R.F.L. states 1 to 3 show
the fetch cycle for the given location X , and
memory address register is initialized at one.
- (6) The section three gives all the operation of the
system and the result of the operation is stored
in the last memory location (LX) as defined in the
program.
- (7) The fourth section is output print and the format
statements. The format statement shows the data
are in decimal so for L, Format 13 is used.
- (8) The Format F3.0 is given for the location of X which
shows that X can have any location out of 600
location of memory.
- (9) In the fifth section the physical end of the
program is realized.

The above properties of the arithmetic model must be
correctly interpreted for digital simulation of system (A.M.)
It produces a very helpful and concise simulation program.

4.3.9 Logical Model Simulation Approach for Associative Memory

The simulation of an associative memory system of LINC

computer can be done by the logical model approach. Bit-by-bit detailed operations of the associative memory is realized from the T.T.L flow graph as shown in figure 4.3. The logical model simulation program is given below:

C C SIMULATION OF ASSOCIATIVE MEMORY CIRCUIT-LOGICAL
/ MODEL

INTEGER D,I

LOGICAL L,KB,LD,L2D,KA,KB,C,H,F,E

DIMENSION KB(16),LD(12),L2D(12),KA(12),KB(12),

/ C(12), H(20,12)

READ(5,10)L,H,D

L1=L+1

CALL DTOL(L,LD,H)

CALL DTOL(H,KB,H)

CALL DTOL(L2,L2D,H)

C ——— THE FOLLOWING STATEMENT READS DIGITAL

/ HOS FROM DATA CARDS, CONVERTED THEM TO LOGICAL

/ AND FILLS L INCLUSIVE MEMORY AND BY ONE

CALL FILL D(H,L,H)

WRITE(6,30)

CALL PRTM(H,L,H)

C ——— SIMULATION OF DEL SEARCHING STARTS AT

1 1 AND RUNS AT STATEMENT No.7

1 CALL EB(KB,KA,H)

2 CALL LODA(H,KA,KB,L,H)

3 CALL EB(KB,C,H)

CALL FALSE(KA,H)

KA(H)=TRUE.

CALL EB(KA,KB,H)

```

4 ----- CALL TESTB (IA, LEB, S, N)
          IF (S) GO TO 20
9 ----- CALL TEST D (IA, LD, S, N)
          IF (S) GO TO 30
          CALL LOGS (IA, IA, IB, L, N)
6 ----- CALL TEST EB (IB, S, S, N)
          IF (S) GO TO 40
          CALL EADD (IA, IB, IA, S, N)
          GO TO 4
20 ----- CALL FALSB (IB, N)
          CALL EB (LD, IA, N)
          GO TO 7
30 ----- CALL EADD (IA, IB, IA, N, N)
          GO TO 4
40 ----- CALL EB (IA, IB, N)
          CALL EB (LD, IA, N)
7 ----- CALL LOG EB (IB, N, IA, L, N)
          WRITE (6, 60)
          CALL PRINTN (N, L, N)
0 ----- STOP
10 ----- FORMAT (34, 34, 0, 22)
50 ----- FORMAT (54, 'ARITHMETIC INSTRUCTIONS')
60 ----- FORMAT (50, 'ARITHMETIC INSTRUCTIONS')
          END

```

In analyzing the beginning of the program following points should be observed:

- (1) Memory is represented by a matrix $N(L, N)$ where L is the number of locations, here $L=300$ and N is the number of bits per word = 16 bits/word.




FIG. 4.3. HARDWARE CIRCUIT OF ASSOCIATIVE MEMORY

- (2) The input to the memory are in decimal numbers and are converted into binary numbers.
- (3) The simulation of associative memory starts from statement number circled ① and ends up at circled statement number ⑦.
- (4) It has been observed that there is a one to one correspondence of R.T.L. flow graph.
- (5) The simulation program is divided into 8 sections, corresponding to eight different states of state controller in R.T.L. flow chart.
- (6) It shows how a bit-by-bit operations are performed by associative memory.

4.4 HARDWARE REALIZATION OF ASSOCIATIVE MEMORY

The hardware realization of associative memory is accomplished from the R.T.L. flowgraph. Figure 4.3 shows the associative memory circuit and the elementary components of LINC computer. The only change between this circuit and LINC computer circuit is that a comparator and a register C is added to the actual computer. The register C stores the contents of the memory location K, and comparator indicates a matching word in the memory.

The memory address register, MA, gives the current location in the memory. The data can be transferred from memory address register into memory buffer register, MB.

The diagram given in figure 4.3 shows all essential

details, indicating whether or not a desired pattern is stored in the memory. There is no doubt about the usefulness of and desirability of associative memories. And no technical difficulties in building them.

However, disregarding their cost, their properties make them very attractive for general purpose use. Many technical details can be solved only in connection with the proper choice of components which makes associative memories economically feasible.

CHAPTER-3DIGITAL SIMULATION OF INTEL 8080
MICRO PROCESSOR5.1 INTRODUCTION

Microprocessors are a remarkable versatile new tool. They lower the cost and increase the flexibility of electronic equipment. Together with the memory and other peripheral circuitry, microprocessor chip form a complete microcomputer.

The INTEL 8080 is taken as a special problem for the simulation purpose. This microprocessor is very commonly used now a days. The simulation of the microprocessor is important where it is not available.

The simulation of 8080 can be done by the following two techniques

- (1) Arithmetic Model Approach
- (2) Logical Model Approach.

The 8080 microprocessor is a 40 pin, single chip, R-TDS CPU-contains instruction decoding and hardware on the same chip. The 8080 has a basic word length of 8 bits and a direct addressability upto 64 K bytes. The 8080 transfers data and internal state information via an 8-bit bidirectional 3-state data bus (D_0-D_7). It has six-control outputs, four power inputs, four control inputs and two clock inputs.

The architecture of INTEL 8080 is given in figure 5.1 and is discussed briefly.




FIG 5-1 FUNCTIONAL BLOCK DIAGRAM OF 8080

5.2.1 Architecture of Intel 8080 Microprocessor

The study of architecture of microprocessor is very useful. The appropriate application of microprocessor is governed by the architecture. Figure 5.1 gives the block diagram of Intel 8080 microprocessor (C.P.U.). It consists of four main sections. These are

- i) Register array and address logic,
- ii) Arithmetic and logic unit,
- iii) Instruction register and control section
- iv) Bidirectional, 3-state data bus buffer.

5.2.1 Register Array and Address Logic (6,7,9)

The important part of the CPU is the register section. A 16-bit static RAM array has the following organizational sections:

- (i) Six-8 bit general purpose registers may be addressed in pairs named as B,C,D,E and H,L provides single or double precision (16 bit) operations.
- (ii) Program counter (PC)
- (iii) Stack pointer (SP)
- (iv) A temporary register pair called V,Z.

The program counter is a 16 bit register used for the indication of the track of the current instruction and increments upon every instruction fetch. The temporary register pair V-Z is not program addressable and is used only for internal

execution of instructions.

A stack is an area of read/write memory not aside by the programmer in which data or address of the next stack location available in memory are stored and retrieved by stack operation. When data is 'pushed' onto the stack, the stack pointer is decremented and when 'Popped' off the SP is incremented.

5.2.1.2 Arithmetic and Logic Unit

The ALU performs arithmetical, logical and rotate operations. The ALU contains the following registers:

- (1) An 8-bit accumulator (A);
- (2) An 8-bit temporary accumulator (ACT);
- (3) An 8-bit temporary register (TRP); and
- (4) A 5-bit flag register (zero, Carry, Sign, Parity and Auxiliary Carry)

A 8-bit accumulator is a general purpose register. It serves both as source and destination register for operations involving some other register, the ALU or memory. The DA instruction ^{with} auxiliary carry is used for the decimal correction of the accumulator.

5.2.1.3 Instruction Register and Control

The instruction register is an 8-bit register. The first byte of an instruction (containing the op-code) is transferred by IC to the decoder and control section for decoding the instruction. The output of the decoder combined with various timing signals and gives control signals for the register array.

ALU, and data buffer blocks. It also generates status and timing signals.

5.2.1.4 8-bit Data Bus Buffer

The data bus buffer is an 8-bit, bidirectional, tristate, buffer. It isolates the internal bus of the processor from the external data bus (D_0-D_7). The internal bus contents are transferred by it to an 8-bit latch during the output mode. The 8-bit latch drives the data bus output buffers. These buffers are switched off during input or nontransfer operations. Data from the external data bus is transferred to the internal bus in the input mode.

The realization of microprocessor, can be best illustrated by micro-computer (A micro digital computer). Instructions and data are stored in memory. The control unit fetches instructions one at a time from the memory, decodes them, and then execute them. Data needed for execution are fetched from memory, combined with temporary data stored in registers within ALU and restored to the memory.

5.2.2 Pin Configuration of Intel 8080

The study of pin configuration of INTEL 8080 is very important from the application point of view. It gives the informations about the terminal connections where the peripheral devices has to be connected. And also gives the direction of the flow of informations.

The 8080 is a 40pin dual in line package ICOS chip shown in figure 5.2. The following discussion gives the functions of all of the 8080 input output pins.




FIG. 5.2. 8080 CPU PIN CONFIGURATION

(1) ADDRESS BUS

The pins A_0 to A_{15} acts as an address bus. These are 9 state output pins, which gives the address to memory upto 64K, 8-bit word or denotes the input-output device number for upto 256 input devices and 256 output devices. The least significant address bit is denoted by A_0 and most significant bit by A_{15} reading from left to right ocuqnce. (9)

(2) Data Bus- The three state bidirectional 8 pin lines acts as a data bus. The function of this bus is to provide bidirectional communication between the CPU, memory and input/output devices for instruction and data transfer. (9)

(3) SYNC- It gives an output signal to indicate the start of each machine cycle.

(4) DBIN- It is referred as data bus in, gives an output signal to external circuits indicating that the data bus is in the input mode i.e. data bus can accept data if it is empty.

(5) READY- The ready signal indicates to the 8080 that valid memory or input data is available on the 8080 data bus. The signal is used to synchronize the CPU with slower memory or input/output devices. The 8080 will be in wait state for as long as the READY line is low after sending an address out.

(6) WAIT- The wait signal is an output signal. It gives the information that the CPU is in a wait state.

(7) \overline{WR} (write)- When the informations are to be written into memory or output function, this signal actuates low ($\overline{WR}=0$)

showing that this particular machine cycle is MEMORY WRITE OR OUTPUT function cycle. The data on the data bus is stable while \overline{M} signal is active low ($\overline{M} = 0$).

(0) HOLD- This hold signal requests the CPU to enter the HOLD state. The hold state allows an external device to gain control of the CPU address and data bus as soon as the CPU has completed its use of these buses for the current machine cycle. It is recognized under the following conditions:

- (1) The CPU is in the HALT state,
- (2) The CPU is in the T2 or wait state and the ready signal is active. As a result of entering the HOLD state the CPU address, BUS(A₁₅-A₀) and data bus (D₇-D₀) will be in their high impedance state. The CPU acknowledges its state with the HOLD ACKNOWLEDGE pin.

(9) H LDA (Hold Acknowledgement) - H LDA gives an outgoing signal. It appears with the hold signal. At this time data and Address bus are at high impedance state. The H LDA signal starts at

- (1) T3 state for READY MEMORY or INPUT, and
- (2) The clock period following T3 for WRITE MEMORY OR OUTPUT operation.

(10) INTERRUPT ENABLE (WRITE output) - An interrupt enable line is high active in coincidence with the ϕ_2 clock to set the internal interrupt latch. This gives assurance that any interrupt instruction in progress is completed before the INT can be processed.

(11) INTERRUPT (INT input)- CPU recognizes an interrupt request on this line at the end of the current instruction or while

halted. If the CPU is in the HLD state or if the interrupt enable flip-flop is reset it will not honour the request.

12. RESET (input): The reset is an input signal when given to the CPU it, clears the contents of program counter. After RESET, the program starts at location zero in memory. INTR and HLD flip-flops are also reset and rest remain unchanged.

13. V₀₀ - the V₀₀ pin acts as a ground reference pin.

14. V_{cc} - $+5 \pm 5\%$ volts] used for the peripheral devices
or substrate bias

15. V_{DD} - $-5 \pm 5\%$ volts

16. V_{DD} - $+12 \pm 5\%$ volt - used for the oscillator circuit

17. ϕ_1, ϕ_2 - These are two clock pulses used by CPU. Sync. signal is related to the rising edge of ϕ_2 clock.

5.3 SIMULATION OF RTEL CODE EXECUTION

The simulation is carried out in three parts.

In the first section RTEL productions are developed for different instructions. In the second section arithmetic models are developed for each instruction, simply giving the operation performed by each instruction.

The third section describe the logical model for different instructions corresponding to the RTEL productions. This part gives bit-by-bit operations performed by an instruction.

The RTL productions, arithmetic models and logical models for CSOP instruction are given in tabular form.

The execution of an instruction is performed in the following sub-cycles.

- (1) Fetch cycle
- (2) Execute cycle

9.3.1 FETCH Cycle

(a) In the fetch cycle the CPU provides the address of an instruction in a memory location via the address bus.

(b) The address is decoded and the instruction is read from memory into the memory data register of the CPU.

The RTL flowgraph and the arithmetic and logical model for the fetch cycle are given below:

RTL FLOW GRAPH

ADDR ← PC

DB ← B(ADDR)

IR ← DB

PC ← PC+1

where ADDR denotes address bus of 16 bit long

DB denotes Data bus of 8 bit length

PC is program counter of 16 bit value

B is a 16 bit register

The Arithmetic Model

ADDR = PC
 DDB = M(ADDR)
 IR = DDB
 PC = PC + 1

Logical Model

CALL BS (PC, ADDR, 16)
 CALL LODA (N, ADDR, DDB, N)
 CALL DT (DDB, IR, N)
 CALL TADD (PC, P, PC, D, N)

9.3.2 EXECUTE CYCLE- In the execution cycle, the instruction is decoded and the required operation is performed corresponding to the decoded instructions.

The following notations are used in the simulation:

SR is SOURCE REGISTER
 DR is DATA REGISTER
 Z is TEMP. REGISTER
 U is TEMP. REGISTER
 VZ is TEMP. REGISTER PAIR
 HL is REGISTER PAIR
 TP is TEMPORARY REGISTER
 AC is TEMPORARY ACCUMULATOR
 M denotes MEMORY
 R is 8 bit REGISTER
 L^N denotes MEMORY LOCATION
 N is 0 bits

N^* is 16 bits

D is CARRY BIT

B2 is BYTE 2

B3 is BYTE 3

RP denotes REGISTER PAIR

CC is 8 bit REGISTER

The RTL flow graphs, the Arithmetic models and the logical models for each instructions has been described and are given in a tabular form.

MOV TRANSFER GROUP		AUTOMATIC ADDRESSING			LOGICAL MODES
S.No.	HEXCODE	OP-CODE	IRL FLAG CHAR F	ADDRESSING	
1.	MOV R1,R2	01000000	Z ← (CR) DR ← Z	R1 ← R2	CALL ER (SR,Z,N) CALL ER (Z,DR,N)
2.	MOV R,D	01000110	ADDR ← (IRL) DR ← R(ADDR) DR ← DR	R ← R(IRL)	CALL ER(IRL,ADDR,N) CALL LOGN(0,ADDR,000,1,N) CALL ER(000,DR,N)
3.	MOV R1,R	01110000	Z ← R ADDR ← IRL DR ← Z R(ADDR) ← DR	R(IRL) ← R	CALL ER(R,Z,N) CALL ER(IRL,ADDR,N) CALL ER(Z,DR,N) CALL LOGN(000,0,ADDR,IR)
4.	MOV R,data	00000110	DR ← D2 DR ← DR	R ← Z(2)	CALL ER(LAL (D2,9,16,ADDR,1,0) CALL ER(LAL(000,1,8,IR,1,8) CALL ER(LAL (D2,9,16, DR,1,0) CALL ER (ADR,Z,N) CALL ER(IRL,ADDR,N,16) CALL LOGN (Z,IR,ADDR,1,N)
5.	MOV R,data	00110110	DR ← (DR) ADDR ← IRL R(ADDR) ← Z		

Table continued

S.No.	MNEMONIC	OP-CODE	REL FLOW GRAPH	ARITHMETIC MODEL	LOGICAL MODEL
6.	LXI rp, data	000001	$D0E \leftarrow 02$ $Z \leftarrow D0B$ $r1 \leftarrow 2$ $D0B \leftarrow 03$ $V \leftarrow D0C$ $r0 \leftarrow V$	$r0 = B(3)$ $r1 = B(2)$	CALL EQUAL (B2,9,16,D0B,1,8,1) CALL EQUAL (D0B,1,0,2,1,0) CALL EI (2,r1,N) CALL EQUAL (B3,17,24,D0B,1,0) CALL EI (D0B,0,N1) CALL B (0,r0,N)
7.	LDA addr	001010	$ADDR \leftarrow 0(2)$ $Z \leftarrow H(ADDR)$ $ADDR \leftarrow 0(3)$ $V \leftarrow H(ADDR)$ $PC \leftarrow PC+1$ $ADDR \leftarrow VZ$ $A \leftarrow H(ADDR)$	$A = D(3)D(2)$	CALL EQUAL (D2,9,16,A D0B,1,0) CALL LODR (H,ADDR,2,L,N) CALL EQUAL (D3,17,24,ADDR,9,16) CALL LODR (0,ADDR,N,L,N) CALL RADD (PC,P,PC,D,N) CALL D (VZ,ADDR,N) CALL LODR (H,ADDR,A,L,N)
8.	STA addr	001010	$Z \leftarrow 0(2)$ $PC \leftarrow PC+1$ $V \leftarrow 0(3)$ $PC \leftarrow PC+1$ $VZ \leftarrow V,2$ $ADDR \leftarrow VZ$ $H(ADDR) \leftarrow A$	$H(0(3)B(2)) = A$	CALL EQUAL (B2,9,16,A2,1,0) CALL RADD (PC,P,PC,D,N) CALL EQUAL (D3,17,24,N,1,0) CALL RADD (PC,P,PC,D,N) CALL B (V,2,VZ,16) CALL B (VZ,ADDR,N) CALL LODR (A,H,ADDR,L,N)

S.No.	Mnemonic	OP CODE	MIL PRODUCTION	ALGEBRAIC FORM	LOGICAL FORM
-------	----------	---------	----------------	----------------	--------------

9. MILD ADDR 00101010 2 ← (B(2))
 PC ← PC+1
 V ← (B(3))
 PC ← PC+1
 VZ ← V+2
 ADDR ← VZ
 L ← H(ADDR)
 VZ ← VZ+1
 ADDR ← VZ
 H ← H(ADDR)

CALL EI(D2,Z,H)
 CALL TADD(PC,P,PC,D,H)
 CALL EI(D3,H,H)
 CALL TADD(PC,P,PC,D,H)
 CALL EICALL(C,Z,VZ,16)
 CALL EI(VZ,ADDR,16)
 CALL LORI(CI,ADDR,L²,8)
 CALL TADD(VZ,P,VZ,D,H)
 CALL EI(VZ,ADDR,16)
 CALL LORI(H,ADDR,H,L²,H)

10. MILD ADDR 00100010 VZ ← (B(2)) / (B(3))
 ADDR ← VZ
 DBB ← L
 H(ADDR) ← DBB
 VZ ← VZ+1
 PC ← PC+1
 ADDR ← VZ
 DBB ← H
 H(ADDR) ← DBB

H(D(3))H(2) ← L CALL EI(B2B3,Z,16)
 H(D(3))B(2)+1 ← H CALL EI(VZ,ADDR,16)
 CALL EI(L,DEB,8)
 CALL LORI(DBB,H,ADDR,L²,H)
 CALL TADD(VZ,P,VZ,D,16)
 CALL TADD(PC,P,PC,D,16)
 CALL EI(VZ,ADDR,16)
 CALL EI(H,DEB,8)
 CALL LORI(DBB,H,ADDR,L²,H)

11. MILD ADDR 00011010 ADDR ← RP
 A ← H(ADDR)

CALL EI(RP,ADDR,16)
 CALL LORI(CI,ADDR,L²,H)

S.No.	EMPERIC	OP-CODES	REL. INSTRUCTIONS	ARITHMETIC MODEL	LOGICAL MODEL
12.	STAN	OP	ADD ← R2 H(ADD) ← A	U(RP,ca)	CALL B1(RP, ADD, 16) CALL LOEN(A, H, ADD, L, H)
13.	KONG	11101011	DDB ← D Z ← ADD DDB ← E N ← DDB DDB ← L E ← DDB DDB ← H D ← DDB DDB ← M H ← DDB DDB ← Z L ← DDB	IN-FL HL-AL	CALL B1(D, DDB, 8) CALL B1(DDB, Z, 8) CALL B1(L, DDB, 8) CALL B1(DDB, L, 8) CALL B1(L, DDB, 8) CALL B1(DDB, E, 8) CALL B1(H, DDB, 8) CALL B1(DDB, D, 8) CALL B1(H, H, 8) CALL B1(Z, L, 8)

ARITHMETIC GROUP

GROUP	FUNCTION	CA-CODE	IRL PLAN GROUP	ARITHMETIC GROUP	LOGICAL MODEL
1.	ADD F	10000000	STEP ← CR ACT ← A A ← ACT+STEP	A ← A+P	CALL ER(ER,STEP,PI) CALL ER(A,ACT,PI) CALL ERDD (ACT,STEP,A,D,PI)
2.	ADD H	10000110	ADDR ← HL STEP ← H(ADDR) ACT ← (A) A ← ACT+STEP	A ← A+H(HL)	CALL ER(HL,ADDR,PI) CALL LORA(H,ADDR,STEP,S,PI) CALL ER(A,ACT,PI) CALL ERDD(ACT,STEP,A,D,PI)
3.	ADD D(2)	10000110	ACT ← A STEP ← (D2) > A ← ACT+STEP	A ← A+D(2)	CALL ER (A,ACT,PI) CALL ER(D(2),STEP,N) CALL ERDD(ACT,STEP,A,D,PI)
4.	ADC F	10001000	STEP ← SR ACT ← A A ← ACT+STEP+CC	A ← A+P+CC	CALL ER(SR,STEP,PI) CALL ER(A,ACT,PI) CALL ERDD (STEP,CC,STEP,D,PI) CALL ERDD (STEP,ACT,A,D,PI)
5.	ADC D(2)	11001110	ACT ← A STEP ← (D(2)) > A ← ACT+STEP+CC	A ← A+D(2)+CC	CALL ER(A,ACT,PI) CALL ER (D2,STEP,PI) CALL ADD(ACT,STEP,A,PI)
6.	ADC H	10001110	ADDR ← HL STEP ← H(ADDR) ACT ← (A) A ← STEP+CC	A ← A+H(HL)+CC	CALL ER(HL,ADDR,PI) CALL LORA(H,ADDR,STEP,L,S,PI) CALL ER(A,ACT,PI) CALL ADD(ACT,STEP,A,PI)

S.No	Mnemonic	OP-CODE	REL FLAG GRAPH	ARITHMETIC MODEL	LOGICAL MODEL
7.	SUB R	10010000	$STEP \leftarrow SR$ $ACT \leftarrow A$ $A \leftarrow ACT - SR$	$A = A - R$	CALL SR(SR,STEP,II) CALL SR(A,ACT,II) CALL TOSTI(STP,STEP,II) CALL SADD(ACT,STEP,A,D,II)
8.	CUB II	10010110	$ADDR \leftarrow HL$ $STEP \leftarrow I(ADDR)$ $ACT \leftarrow (A)$ $A \leftarrow ACT - STEP$	$A = A - I(HL)$	CALL SR(HL,ADDR,II) CALL ADDA(I,ADDR,STEP,L,D,II) CALL SR(A,ACT,II) CALL CCI(STP,STEP,II) CALL SADD(ACT,STEP,A,D,II)
9.	STL data	11010110	$ACT \leftarrow A$ $STEP \leftarrow (D2)$ $A \leftarrow ACT - STEP$	$A = A - B(2)$	CALL SR(A,ACT,II) CALL CI(B2,STEP,II) CALL CJI(STP,STEP,II) CALL SADD(ACT,STEP,A,D,II)
10.	SDS	10011100	$ACT \leftarrow A$ $STEP \leftarrow SR$ $A \leftarrow ACT - STEP - CC$	$A = A - S - CC$	CALL SR(A,ACT,II) CALL SR(SR,STEP,II) CALL CCI(CC,CC,II) CALL ADD(STP,CC,STEP,D,II) CALL CCI(STP,STEP,II) CALL SADD(ACT,STEP,A,D,II)

S.No.	Mnemonic	Op-Code	Rel. Flag	Arithmetic Code	Logical Model
11.	SUB H	10011110	ACT ← A ADDD ← HL STEP ← H(AADD) A ← ACT-STEP-CC	A ← A - H(HL) - CC	CALL EQ(A,ACT,H) CALL EQ(HL,ADDD,H) CALL LODA(H,ADDD,STEP,L,N) CALL CCR(CC,CC,H) CALL CCH(STEP,STEP,H) CALL ADD(ACT,STEP,A,H)
12.	CHI COTO	11011110	ACT ← A STEP ← <B2> A ← ACT-STEP-CC	A ← A - D(2) - CC	CALL EQ(A,ACT,H) CALL EQ(D2,STEP,H) CALL CCR(CC,CC,H) CALL ADD(STEP,CC,STEP,D,H) CALL CCH(STEP,STEP,H) CALL SADD(ACT,STEP,A,D,H)
13.	HIR R	00001100	STEP ← H A ← STEP+1 SR ← A r = r+1	r = r+1	CALL ER(HR,STEP,H) CALL SADD(STEP,r,A,D,H) CALL ER(A,ACT,H)
14.	HIR H	00110100	ADDD ← HL STEP ← H(AADD) A ← STEP+1 PC ← PC+1 ADDD ← HL H(AADD) ← A	H(HL) ← H(HL)+1	CALL EQ(HL,ADDD,H) CALL LODA(H,ADDD,STEP,L,N) CALL SADD(STEP,r,A,D,N) CALL SADD(PC,PC,CC,D,H) CALL EQ(HL,ADDD,H) CALL LODA(A,H,ADDD,L,H)

3. LOGICAL GROUP

S.No.	HEURISTIC	OP-CODE	REL. PRODUCTION	ALTERNATE DROPE	LOGICAL MODEL
1.	AND R	10100000	$STEP \leftarrow SR$ $ACT \leftarrow A$ $\Delta \leftarrow ACT \wedge STEP$	Does not exist	CALL EN(SR,STEP,0) CALL EN(A,ACT,0) CALL AND(ACT,STEP,A,0)
2.	AND H	10100110	$ADDR \leftarrow (HL)$ $STEP \leftarrow H(ADDR)$ $ACT \leftarrow (A)$ $\Delta \leftarrow ACT \wedge ADDR$	Does not exist	CALL EN(HL,ADDR,0) CALL LORA(H,ADDR,STEP,L,0) CALL EN(A,ACT,0) CALL AND(ACT,STEP,A,0)
3.	AND data	11100110	$ACT \leftarrow A$ $DD \leftarrow \langle DR \rangle$ $STEP \leftarrow DD$ $\Delta \leftarrow (ACT) \wedge (STEP)$	Does not exist	CALL EN(A,ACT,0) CALL EN(DD,DD,0) CALL EN(DD,STEP,0) CALL AND(ACT,STEP,A,0)
4.	AND R	10101000	$ACT \leftarrow A$ $STEP \leftarrow SR$ $\Delta \leftarrow ACT \oplus STEP$	Does not exist	CALL EN(A,ACT,0) CALL EN(SR,STEP,0) CALL XOR(ACT,STEP,A,0)
5.	AND H	10101110	$ACT \leftarrow A$ $ADDR \leftarrow H L$ $STEP \leftarrow H(ADDR)$ $\Delta \leftarrow (ACT) \oplus (STEP)$	Does not exist	CALL EN(A,ACT,0) CALL EN(HL,ADDR,0) CALL LORA(H,ADDR,STEP,L,0) CALL XOR(ACT,STEP,A,0)

S.No.	INSTRUC	OP-CODE	REL INSTRUCTION	ARITHMETIC INSTRU	LOGICAL INSTRU
6.	XRI data	11101110	ACT ← A DID ← (D2) STEP ← DID PC ← PC + 1 A ← ACT ⊕ STEP	Does not exist	CALL DI(A,ACT,H) CALL DI(D2,DID,H) CALL DI(DID,STEP,H) CALL SADD(PC,P,PC,D,H) CALL INCR(ACT,STEP,A,H)
7.	ORA R	10110539	ACT ← A STEP ← SR A ← ACT VSTEP	Does not exist	CALL DI(A,ACT,H) CALL DI(SR,STEP,H) CALL OR(ACT,STEP,A,H)
8.	ORA D	10110110	ADDD ← DL STEP ← II(ADDD) ACT ← A A ← ACT VSTEP	Does not exist	CALL DI(L,ADDD,H) CALL LDEN(D,ADDD,STEP,L,H) CALL DI(A,ACT,H) CALL OR(ACT,STEP,H)
9.	ORI data	11110110	ACT ← A ADDD ← (D2) STEP ← DID PC ← PC + 1 A ← ACT VSTEP	Does not exist	CALL DI(A,ACT,H) CALL DI(D2,D,16,DID,1,H) CALL DI(ADDD,STEP,2,D,STEP,1,H) CALL SADD(PC,P,PC,D,H) CALL OR(ACT,STEP,A,H)
10.	ORI R	10111103	ACT ← A STEP ← SR ACT ← STEP IF(ACT,STEP) 2 → A IF(A,LS,STEP) 1 → A Z ← 0 IF(ACT,LS,STEP) CY ← 0 CY ← 0	IF(A,STEP) Z ← 0 Z ← 0	CALL DI(A,ACT,H) CALL DI(SR,STEP,H) CALL TEST DI(ACT,STEP,2,H) IF(ACT,LS,STEP) CY ← 0 CY ← FALSE

CNO	KEYWORD	OP-CODE	REL PRODUCTION	ALPHABETIC FORM	LOGICAL MODEL
11.	CPY U	20111110	<p>ADDR ← HL SWP ← H(ADDR) ACT ← A ACT ← SWP IF(ACE, E, SWP)Z=1 IF(ACE, LR, SWP)CY=1 IF(ACE, LR, SWP)Z=1 CY = 0</p>	<p>IF(ACE, LR, SWP)Z=1.0 Z=0.0 IF(ACE, LR, SWP)CY=1.0 CY=0.0</p>	<p>CALL DA(ML, ADDR, H) CALL DDA(ML, ADDR, SWP, L, D) CALL DA(A, ACT, D) CALL DEE E(ACE, SWP, D) IF(ACE, LR, SWP)CY=TRUE CY=FALSE</p>
12.	CPY data	11111110	<p>ACE ← A DD ← (D) SWP ← DD IF(ACE, E, SWP)Z=1 IF(ACE, LR, SWP)CY=1 CY=0</p>	<p>IF(ACE, E, SWP)Z=1.0 Z=0.0 IF(ACE, LR, SWP)(Y=1.0) CY=0.0</p>	<p>CALL DA(A, ACT, D) CALL E.(D2, DD, D) CALL E.(DD, SWP, D) CALL EE SWP(ACE, SWP, D) IF(ACE, LR, SWP)CY=TRUE CY=FALSE</p>
13.	PLC	00001111	<p>ACE ← A A ← P1 ACS A(0) ← A(7) CY ← A(7)</p>	<p>Does not exist</p>	<p>CALL DA(A, ACT, D) CALL DL(ACE, A, D) (ACT).DCA(0) CY.E.A(0)</p>
14.	RRC	00001111	<p>ACE ← A A ← R/ACT A(7) ← A(0) ACT ← A(0)</p>	<p>Does not exist</p>	<p>CALL DA(A, ACT, D) CALL RR(ACE, A, D) A(7).DCA(0) CY.D.A(0)</p>

S.No.	PHYSIC	OP-CODE	RGL FLAG	EMPH	ARITHMETIC MODEL	LOGICAL MODEL
15.	DCR R	0000101	STEP ← ER A ← STEP-1 ER ← A		R ← R-1	CALL ER(ER,STEP,R) CALL CON(T,S,R) CALL ADD(STP,S,A,R) CALL E(A,ER,R)
16.	DCR H	00110101	ADDR ← HL STEP ← H(ADDR) A ← STEP-1 PC ← PC-1 ADDR ← HL H(ADDR) ← A		H(HL)=H(HL)-1	CALL ER(HL,ADDR,H) CALL LOGN(H,ADDR,STEP,L,R) CALL CON(T,S,R) CALL ADD(STP,S,A,R) CALL ER(HL,ADDR,H) CALL LOGN(A,H,ADDR,L,R)
17.	INX RP	00011011	RP ← RC RP ← RP+A		RP=RP+1	CALL ER(RC,RP,R) CALL XADD(RP,R,RP,R,R)
18.	DAD RP	00011001	(R1(R1)) ← RP ACE ← R1 STEP ← L A ← STEP+ACE L ← A CC ← (CY)CARRY ACE ← RH STEP ← H A ← STEP+ACE H ← A CC ← CARRY		HL=HL+RP	CALL ERVAL(RP,L,O,R1,L,R) CALL ER(R1,ACE,H) CALL E(L,STEP,H) CALL XADD(STP,ACE,A,R,R) CALL ER(A,L,R) CC(H)=CY CALL E(R1,ACE,H) CALL ER(H,STEP,H) CALL XADD(STP,ACE,A,R,R) CALL E(A,H,R) CC(H)=CY

S.No.	HEURISTIC	OP-CCBS	REL REPRODUCTION	ARITHMETIC MODEL	LOGICAL MODEL
15.	RAL	00010111	ACT ← A CY ← A(7) A ← BRACT A(0) ← CY	Does not exist	CALL E. (A,ACT,M) CF=A(7) CALL RL(ACT,A,M) A(0)=CY
16.	RAR	00011111	ACT ← A CY ← A(0) A ← BRACT A(7) ← CY	Does not exist	CALL E1(A,ACT,H) CY=A(0) CALL ER(ACT,A,H) A(7)=CY
17.	CTA	00101111	A ← A	A = -A	CALL CCR(A,A,H)
18.	C C	00111111	CY ← CY	CY = -CY	CALL CCI (CY,CY,H)
19.	STC	00110111	CY ← 1	CY = 1.0	CY =.TRUE.

4. BRANCH CIRCUIT

Op. No.	HEXADIC	OP-CODE	REL. INSTRUCTION	ARITHMETIC MODEL	LOGICAL MODEL
1.	JMP ADDR	119C0011	$ADDR \leftarrow \langle D2 \rangle \langle D3 \rangle$ $Z \leftarrow \bar{R}(ADDR)$ $PC \leftarrow PC+1$ $ADDR \leftarrow \langle D3 \rangle$ $V \leftarrow \bar{R}(ADDR)$ $PC \leftarrow RZ$	$PC = (D3)B(2)$	CALL E CALL(D2, 9, 16, ADDR), 1, 0 CALL LODA(N, ADDR, 2, L, N) CALL STAB(PC, P, PC, D, N) CALL EB(D8, 9, 1, ADDR, 1, 0) CALL LODA(N, ADDR, 2, L, N) CALL E VAL(VZ, 9, 24, PC, 1, 16)
2.	J CONDITION ADDRS.	11CC0010	$IF(CCC)GO TO 10$ GO TO FENCE CYCLE $10 ADDR \leftarrow \langle D2 \rangle$ $Z \leftarrow \bar{R}(ADDR)$ $PC \leftarrow PC+1$ $ADDR \leftarrow \langle D3 \rangle$ $V \leftarrow \bar{R}(ADDR)$ $PC \leftarrow RZ$	$IF(CCC.B..1)$ GO TO 10 GO TO FENCE CYCLE $10 PC = D3 B2$	IF(CCC, 00 30 10 GO TO FENCE CYCLE 10 CALL E VAL(D2, 9, 16, ADDR, 1, 0) CALL LODA(N, ADDR, 2, L, N) CALL STAB(PC, P, PC, D, N) CALL E VAL(D3, 17, 24, ADDR) ^{9, 16} CALL LODA(N, ADDR, 2, L, N) CALL E (VZ, PC, N)
3.	CALL ADDR	11C01101	$ADDR \leftarrow PC$ $SP \leftarrow \bar{R}(ADDR)$ $CP \leftarrow CP-1$ $\bar{R}(SP) \leftarrow PC$ $SP \leftarrow CP-1$ $\bar{R}(SP) \leftarrow PCL$ $CP \leftarrow CP-2$ $PC \leftarrow D3 B2$	$\bar{R}(SP-1) = PCH$ $\bar{R}(SP-2) = PCL$ $SP = CP-2$ $PC = D3 B2$	CALL E R(PC, ADDR, N) CALL LODA(N, ADDR, 2, L, N) CALL TONI(P, P, N) CALL STAB(SP, P, SP, D, N) CALL LODI(PCH, N, CP, L, D) CALL TONI(P, P, N) CALL STAB(SP, P, SP, D, N)

S.No.	Mnemonic	Op-Code	Mnemonic	Mnemonic	Logical Model
	ADD ← PC				CALL ADD(PCL, N, SP, L, J, D)
	Z ← N(ADD)				CALL EN(PC, ADD, N)
	PC ← PC+1				CALL LDA(N, ADD, A, L, D)
	ADD ← PC				CALL STAB(PC, P, PC, D, N)
	V ← N(ADD)				CALL LA(PC, ADD, N)
	PC ← VZ				CALL LDA(N, ADD, U, L, D)
					CALL EN(VZ, PC, N)
<p>Δ. CONDITIONAL JCCCOD IF(CCC) GO TO 10 IF (CCC=0) GO TO 10 IF(CCC) GO TO 10 ELSE</p>					
	GO TO PERCH		GO TO PERCH	GO TO PERCH	GO TO PERCH CYCLE
	NO ADD ← PC		NO N(SP-1) = PCH	NO H(SP-2) = PCL	NO CALL EN(PC, ADD, N)
	SP ← N(ADD)		SP ← SP-2		CALL LDA(N, ADD, SP, L, D)
	SP ← SP-1		PC ← (D9) (D2)		CALL LDA(PCH, N, SP, L, D)
	N(SP) ← PCH				CALL TOST(P, P, N)
	SP ← SP-1				CALL STAB(SP, P, SP, D, N)
	N(SP) ← PCL				CALL LDA(PCL, N, SP, L, N)
	SP ← SP-2				CALL TOST(P, P, N)
	ADD ← PC				CALL STAB(L, P, SP, D, N)
	Z ← N(ADD)				CALL EN(PC, ADD, N)
	PC ← PC+1				CALL LDA(N, ADD, Z, L, D)
	ADD ← PC				CALL STAB(PC, P, PC, D, N)
	V ← N(ADD)				CALL EN(PC, AD DD, N)
	PC ← VZ				CALL LDA(N, ADD, U, L, D)
					CALL EN(VZ, PC, N)

S.No.	INSTRUC	OP-CODE	PEL PRODUCTION	ALGEBRAIC MODEL	LOGICAL MODEL			
5.	PBR	11101001	ADDB ← OP	PCL ← P(OP)	CALL BR(SP,ADDB,16)			
			PCL ← P(ADDB)	PCH ← P((SP)+1)	CALL LADR(P,ADDB,PCL,L,P)			
			OP ← OP+1	SP ← SP+2	CALL SADD(OP,P,SP,D,M)			
			ADDB ← OP		CALL BR(OP,ADDB,16)			
			PCH ← P(ADDB)		CALL LADR(P,ADDB,PCH,L,P)			
			SP ← SP+2		CALL SADD(OP,P,SP,D,M)			
6.	R Condition	11000000	IF(OPC) TO TO TO IF(OPC+L+1,0)		IF(OPC) TO TO TO			
			GO TO FETCH CYCLE	ELSE GO TO TO	GO TO FETCH CYCLE			
			ADDB ← OP	GO TO FETCH CYCLE	CALL BR(SP,A,OP,16)			
			PCL ← P(ADDB)	GO PCL ← P(OP)	CALL LADR(P,ADDB,PCL,L,P)			
			OP ← OP+1	PCH ← P(OP+1)	CALL SADD(OP,P,SP,D,M)			
			ADDB ← OP	SP ← SP+2	CALL BR(OP,ADDB,16)			
			PCH ← P(ADDB)		CALL LADR(P,ADDB,PCH,L,P)			
			SP ← SP+2		CALL SADD(OP,P,SP,D,M)			
			7.	PCHL	11101001	PCH ← H	PCH ← H	CALL LADR(P,1,0,PCH,9,16)
						PCL ← L	PCL ← L	CALL SVAL(L,1,8,PCL,1,8)

S.No.	Mnemonic	OP-CODE	REL. PRODUCTION	ARITHMETIC MODEL	LOGICAL MODEL
3.	POP R'	11110001	<p>ADDR ← SP</p> <p>R1 ← R(ADDR)</p> <p>SP ← SP+1</p> <p>ADDR ← SP</p> <p>RH ← R(ADDR)</p> <p>SP ← SP+2</p> <p>PC ← PC+1</p>	<p>R1 = R(SP)</p> <p>RH = R(SP+1)</p> <p>SP = SP+2</p>	<p>CALL DD(SP, ADDR, M)</p> <p>CALL LODA (R1, ADDR, R1, L, R)</p> <p>CALL TADD (SP, P, SP, D, M)</p> <p>CALL E (SP, ADDR, M)</p> <p>CALL LODM (R1, A, DD, RD, L, R)</p> <p>CALL TADD (SP, P, R, D, M)</p> <p>CALL TADD (PC, P, PC, D, M)</p>
4.	POP PSU	11110001	<p>ADDR ← SP</p> <p>SB ← R(ADDR)</p> <p>SP ← SP+1</p> <p>ADDR ← SP</p> <p>A ← R(ADDR)</p> <p>PC ← PC+1</p>	<p>CY = R(SP)⁰</p> <p>R = R(SP)¹</p> <p>AC = R(SP)⁴</p> <p>Z = R(SP)⁶</p> <p>S = R(SP)⁷</p> <p>A = R(SP+1)</p> <p>SP = SP+2</p>	<p>CALL ED (SP, ADDR, M)</p> <p>CALL LODA (R1, ADDR, SD, L, R)</p> <p>CALL TADD (SP, P, SP, D, M)</p> <p>CALL ED (SP, ADDR, M)</p> <p>CALL LODA (R1, ADDR, A, L, R)</p> <p>CALL TADD (PC, P, PC, D, M)</p>
5.	XTHL	11110011	<p>ADDR ← SP</p> <p>C ← R(ADDR)</p> <p>SP ← SP+1</p> <p>ADDR ← SP</p> <p>B ← R(ADDR)</p> <p>SP ← SP+1</p> <p>DD ← L</p> <p>R(SP) ← DD</p> <p>SP ← SP+1</p> <p>DD ← R(SP)</p> <p>DD ← C</p>	<p>L = R(SP)</p> <p>H = R(SP+1)</p>	<p>CALL ED (SP, ADDR, M)</p> <p>CALL LODA (R1, ADDR, C, L, R)</p> <p>CALL TADD (SP, P, SP, D, 16)</p> <p>CALL ED (SP, ADDR, 16)</p> <p>CALL LODA (R1, ADDR, D, L, R)</p> <p>CALL TADD (SP, P, SP, D, 16)</p> <p>CALL E. (L, DD, R)</p> <p>CALL LODM (DD, R1, SP, C, R)</p> <p>CALL TADD (SP, P, SP, D, 16)</p> <p>CALL ED (R1, ADDR, M)</p>

S.No.	HEXCODE	OP-CODE	OPL INSTRUCTIONS	ALGEBRAIC MODEL	LOGICAL MODEL
5.	DEF	11011001	ADDR ← SP PCL ← P(ADDR) SP ← SP+1 ADDR ← SP PCH ← P(ADDR) SP ← SP+2	PCL = P(SP) PCH = P((SP)+1) SP = SP+2	CALL EN(SP, ADDR, 16) CALL LODA(H, ADDR, PCL, L, H) CALL SADD(SP, P, SP, D, H) CALL IL(SP, A, DC, 16) CALL LODA(H, ADDR, PCH, L, H) CALL SADD(SP, P, SP, D, H)
6.	H Condition	11000000	IF(CCC) GO TO IF(CCC, L, 1, 0) GO TO FETCH CYCLE ELSE GO TO 10 ADDR ← SP PCL ← P(ADDR) SP ← SP+1 ADDR ← SP PCH ← P(ADDR) SP ← SP+2	IF(CCC, L, 1, 0) GO TO 10 ELSE GO TO 10 GO TO FETCH CYCLE 10 PCL = P(SP) PCH = P((SP+1)) SP = SP+2	IF(CCC) GO TO 10 GO TO FETCH CYCLE 10 CALL EN(SP, A, DC, 16) CALL LODA(H, ADDR, PCL, L, H) CALL SADD(SP, P, SP, D, H) CALL EN(SP, ADDR, 16) CALL LODA(H, ADDR, PCH, L, H) CALL SADD(SP, P, SP, D, H)
7.	PCH	11101001	PCH ← H PCL ← L	PCH = H PCL = L	CALL LUAL(H, 1, 0, PCH, 9, 16) CALL BUAL(L, 1, 8, PCL, 1, 8)

5 STACK I/O AND MACHINE CALL/RET CIRCUIT

OP-NO.	OPERATION	OP-CODE	REL. PROTECTION	ARITHMETIC LOGIC	LOGICAL MODEL
--------	-----------	---------	-----------------	------------------	---------------

1.	PUSH P	11110101	SP ← SP-2 ADDR ← SP R(ADDR) ← P SP ← SP-2 ADDR ← SP R(ADDR) ← P PC ← PC+1	R(SP-1) ← P R(SP-2) ← P SP ← SP-2	CALL CRR(P, P, P) CALL TRDD(OP, P, SP, P, P) CALL ER(OP, ADDR, 16) CALL LORH(R0, R1, ADDR, L, H) CALL CRR(P, P, P) CALL TRDD(OP, P, SP, L, H) CALL ER(OP, ADDR, L) CALL LORH(R1, R, ADDR, L, H) CALL TRDD(PC, P, PC, P, M)
----	--------	----------	---	---	--

2.	PUSH P	11110101	SP ← SP-1 ADDR ← SP R(ADDR) ← A SP ← SP-1 ADDR ← SP R(ADDR) ← FLAG PC ← PC+1	R(SP-1) ← A R(SP-2) ← C R(SP-2) ← A R(SP-2) ← P R(SP-2) ← 0 R(SP-2) ← 0 R(SP-2) ← 0 R(SP-2) ← C R(SP-2) ← C R(SP-2) ← 7 SP ← SP-2	CALL CRR(P, P, P) CALL TRDD(OP, P, SP, P, P) CALL ER(OP, ADDR, 16) CALL LORH(R0, R1, ADDR, L, H) CALL TRDD(PC, P, PC, P, P) CALL CRR(P, P, P) CALL TRDD(OP, P, SP, P, P) CALL ER(OP, ADDR, 16) CALL LORH(R0, R1, ADDR, L, H)
----	--------	----------	--	---	--

S.No.	Mnemonic	OP-CODE	RTL PRODUCTION	ARITHMETIC MODEL	LOGICAL MODEL
3.	POP R ⁰	11110001	ADDS ← SP	R1 = H(SP)	CALL EA(SP,ADDS,INT)
			R1 ← H(ADDS)	RH = H(SP+1)	CALL LODA(H,ADDS,R1,L,H)
			SP ← SP+1	SP = SP+2	CALL TADD(SP,P,SP,D,INT)
			ADDS ← SP		CALL E (SP,ADDS,INT)
			RH ← H(ADDS)		CALL LODM(H,A,DU,RH,L,H)
			CP ← SP+2		CALL TADD(SP,P,B,D,INT)
			PC ← PC+1		CALL TADD(PC,P,PC,D,INT)
4.	POP PSU	11110001	ADDS ← CP	CV = H(SP) ⁰	CALL EA(SP,ADDS,INT)
			CB ← H(ADDS)	V = H(SP) ¹	CALL LODA(H,ADDS,SB,L,H)
			SP ← SP+1	AC = H(SP) ⁴	CALL TADD(OP,P,SP,D,INT)
			ADDS ← SP	Z = H(SP) ⁶	CALL ES(OP,ADDS,INT)
			A ← H(ADDS)	S = H(SP) ⁷	CALL LODA(H,ADDS,A,L,H)
			PC ← PC+1	A = H(SP+1)	CALL TADD(PC,P,PC,D,INT)
				SP = SP+2	
5.	XTBL	11110011	ADDS ← CP	L = H(SP)	CALL EA(OP,ADDS,INT)
			C ← H(ADDS)	H = H(SP+1)	CALL LODA(H,ADDS,C,L,H)
			SP ← SP+1		CALL TADD(OP,P,SP,D,16)
			ADDS ← SP		CALL E (SP,ADDS,16)
			B ← H(ADDS)		CALL LODA(H,ADDS,D,L,H)
			SP ← SP+1		CALL TADD(OP,P,SP,D,16)
			DDB ← L		CALL E (L,DDO,H)
			H(OP) ← DDB		CALL LODM(DDO,H,SP,L,H)
			OP ← SP+1		CALL TADD(OP,P,SP,D,16)
			DDB ← H(OP)		

CALL TADD(OP,P,INT,H)

S.No.	HEXACONIC	OP-CODE	REG PRODUCTION	ARITHMETIC MODEL	LOGICAL MODEL
			$DDI \leftarrow B$ $H \leftarrow DDB$ $PC \leftarrow PC+1$	$L \Rightarrow H(SP)$ $H \Rightarrow H(SP+1)$	CALL LOEH (DB,H,SP,L,N) CALL EN(C,DB,H) CALL EN(DB,L,N) CALL TADD(OP,P,SP,L,N) CALL EN(D,DB,H) CALLEDI(DB,H,N) CALL TADD(PC,P,PC,D,16) CALL E.DAL(C,D,IL,16) CALL EN(IL,SP,16)
6.	SPHL	11111001	$HL \leftarrow H,L$ $SP \leftarrow HL$	$SP \leftarrow H,L$	
7.	IN Fort	11011011	$DDB \leftarrow \langle B2 \rangle$ $B \leftarrow DDB$ $A \leftarrow B$	$A = DATA$	CALL EQUAL (B2,9,16,DDB,1,B) CALL IL (DDB,A,H)
8.	OUT Fort	11011011	$H \langle DDB \rangle \leftarrow \langle B2 \rangle$ $DDB \leftarrow A$	$DATA = A$	CALL LOEH (B2,H,A,DD,L,H) CALL EN(A,DDB,H)
9.	FI	11111011	$INDEX \leftarrow 1$	$INDEX = 1.0$	-
10.	BI	11111011	$INDEX \leftarrow 0$	$INDEX = 0.0$	-
11.	HLF	01111010	-	-	-
12.	HOP	00000000	-	-	-

The simulation of INTEL 8080 is best illustrated by the following example.

EXAMPLE - WRITE THE SIMULATION PROGRAM FOR THE ADDITION OF TWO 16 DIGIT-BCD NUMBERS NAMED AS NA AND NB.

It is assumed that the locations for NA and NB are known and the sum of NA and NB is stored in the memory locations previously assigned to NA.

The following allocations are made for the memory.

MEMORY	200-207 ₁₆	NA
	208-20F ₁₆	NB
D-BIT	D and E	LOCA
REGISTERS	H and L	LOCB
DATA		IC
MICRO-PROCESSOR	C	

Once the locations of the variables have been specified, the program in machine language can be written down.

STEPS USED IN WRITING PROGRAM

The following sequence is to be followed for the program written by using 8080 instructions.

- (1) Load D and E immediately with 100₁₆, the address of NA₁
- (2) Load H and L immediately with 108₁₆, the address of NB₁.
- (3) Load C with 0.
- (4) Clear the carry flag by the exclusive-OR of A with A.

- (5) Load A with contents of the address specified by D and E.
- (6) Load A with carry to contents of the address specified by H and L.
- (7) Decimal adjust accumulator.
- (8) Store A in the location addressed by D and E.
- (9) Increment the address stored in H and L.
- (10) Increment the address stored in D and E.
- (11) Decrement
- (12) Jump to step 5 if zero flag is not set by step 11.

Let the program be stored in ROM with the starting location 500_{16} ; then the ROM will contain the binary information.

S.No.	Mnemonic	Machine Code	Location	Contents (Binary)	Instruction	Operation
1.	NOP	00010001	500	00010001	No-operation	Clear counter Reset the system
2.	LXI D	00010001	501	00000000	$E \leftarrow \langle B2 \rangle$	$E \leftarrow 0$
			502	00000001	$D \leftarrow \langle B5 \rangle$	$D \leftarrow 1$
3.	LXI H	00100001	503	00100001	Load Immediate	-
			504	00001000	$H \leftarrow \langle B2 \rangle$	$H \leftarrow 08$
			505	00000001	$H \leftarrow \langle B5 \rangle$	$H \leftarrow 01$
4.	MVI C	00001110	506	00001110	$C \leftarrow \langle B2 \rangle$	Load counter $C \leftarrow 08$
			507	00001000		
6.	XRA A	10101111	508	10101111	$A \leftarrow A \oplus A$	Carry Flag $\leftarrow 0$
5.	LDAX D	00011010	509	00011010	$A \leftarrow [(D)(E)]$	$A \leftarrow [(D)(E)]$
7.	ADC H	10001110	50A	10001110	$A \leftarrow A \oplus [(H)(L)]$ carry	$A \leftarrow A \oplus [(H)(L)] \oplus$ carry

8.	DAA	00100111	50B	00100111	Decimal Adjust accumulator	Decimal Adjust accumulator
9.	STAX D	00010010	50C	00010010	$[(D)(E)] \leftarrow A$	$[(D)(E)] \leftarrow A$
10.	INX H	00100011	50D	00100011	$H, L \leftarrow H, L+1$	$H, L \leftarrow H, L+1$
11.	INX D	00010011	50E	00010011	$D, E \leftarrow D, E+1$	$D, E \leftarrow D, E+1$
12.	DCRC	00001101	50F	00001101	$C \leftarrow C-1$	$C \leftarrow C-1$
13.	JNZ	11000010	510	11000010	$IF(\overline{ZERO})$ $PC \leftarrow \langle B5 \rangle \langle B2 \rangle$	$IF(\overline{ZERO})$
14.			511	00001001	—	$PC \leftarrow 509$
15.	-	-	512	00000101	—	JUMP TO STEP 5

Hintoon memory locations are required for the program. The location of each instruction must be catalogued in order to implement the JUMP instruction. The byte B2 and B5 at location 510, for example, refer to the address of a previous instruction.

The logical simulation program for the above machine language program is given below:

C C SIMULATION PROGRAMMER FOR THE ADDITION OF
 C TWO SIXTEEN DIGIT NUMBERS
 C N = NO. OF BITS/WORD, ILL=NO. OF BITS/INSTRUCTION
 C NOS. ARE IN HEXADECIMAL CODE, INPUT IN BINARY
 C B2 = BYTE TWO, B5 = BYTE THREE
 C CI = COUNTER, H, L ARE TWO 8-BIT REGISTERS
 C D, E ARE TWO 6-BIT REGISTER, H = REGISTER
 C PAIR OF 16-BIT, D = REGISTER PAIR OF 16-BIT
 C P = TEMP REGISTER OF 16-BIT
 C T = TEMP. REGISTER OF 6-BIT

```
CALL EQ(WZ,DE,16)
PRINT 60,PC,A,DE
GO TO 50
C LXII H
C LOAD REGISTER PAIR HL IMMEDIATELY
CALL EQUAL(B2,9,16,Z,1,8)
CALL TADD(PC,P,PC,D,MM)
CALL EQUAL(B3,17,24,W,1,8)
CALL EQUAL(W,1,8,WZ,1,8)
CALL EQUAL(Z,1,8,WZ,5,16)
CALL EQ(WZ,HL,16)
PRINT 60,PC,A,HL
C GO TO 50
C MUI C
C MOVE IMMEDIATE COUNTER
CALL EQUAL(B2,9,16,DOB,1,8)
CALL EQUAL(DOB,1,8,DR,1,8)
PRINT 70,PC,A,C
GO TO 50
C XRA A
C EXCLUSIVE OR WITH A
CALL EQ(A,ACT,N)
CALL EQ(SR,TMP,N)
CALL EXOR(ACT,TMP,A,N)
PRINT 75,PC,A
GO TO 50
C LDAX D
```

8.	DAA	00100111	50B	00100111	Decimal Adjust accumulator	Decimal Adjust accumulator
9.	STAX D	00010010	50C	00010010	$[(D)(E)] \leftarrow A$	$[(D)(E)] \leftarrow A$
10.	INX H	00100011	50D	00100011	$H, L \leftarrow H, L+1$	$H, L \leftarrow H, L+1$
11.	INX D	00010011	50E	00010011	$D, E \leftarrow D, E+1$	$D, E \leftarrow D, E+1$
12.	DCRC	00001101	50F	00001101	$C \leftarrow C-1$	$C \leftarrow C-1$
13.	JNZ	11000010	510	11000010	IF(ZERO); $PC \leftarrow \langle B5 \rangle \langle B2 \rangle$	IF(ZERO)
14.			511	00001001	---	$PC \leftarrow 509$
15.	-	-	512	00000101	---	JUMP TO 509

Eighteen memory locations are required for the program. The location of each instruction must be catalogued in order to implement the JUMP instruction. The byte B2 and B5 at location 510, for example, refer to the address of a previous instruction.

The logical simulation program for the above machine language program is given below:

```

C   C   SIMULATION PROGRAM FOR THE ADDITION OF
C       TWO SIXTEEN DIGIT NUMBERS
C       N = NO. OF BITS/WORD, M = NO. OF BITS/INSTRUCTION
C       NOS. ARE IN HEXADECIMAL CODE, INPUT IN BINARY
C       B2 = BYTE TWO, B5 = BYTE THREE
C       CI = COUNTER, H, L ARE TWO 8-BIT REGISTERS
C       D, E ARE TWO 8-BIT REGISTER, H = REGISTER
C       PAIR OF 16-BIT, D = REGISTER PAIR OF 16-BIT
C       P = TEMP REGISTER OF 16-BIT
C       T = TEMP. REGISTER OF 6-BIT

```

INTEGER NA,ND

LOGICAL=1 A(8),ACT(8),D(8),E(8),H(8),L(8),DE(16),T(8),

⊕ HL(16),ADDB(16),PC(16),P(16),THP(8),DD3(8)

⊕ D,Z(4)

READ(9,20)L,ITI,N,Z

WRITE(6,11)

CALL FILDEM(N,L,N)

CALL PRDEM(N,L,N)

CALL COM(IR,IRC,N)

CALL FALSE(P,P,ITI)

P(ITI) ← TRUE

CALL FALSE(T,T,N)

T(N) ← TRUE

C FETCH CYCLE

50 CALL EB(PC,ADDB,16)

CALL LODA(N,ADDB,IR,L^N,N)

CALL TADD(PC,P,PC,D,ITI)

C DECODING PART OF FETCHED INSTRUCTION

C DECODE ALL TYPES OF INSTRUCTIONS

C BIT-BY-BIT DECODING IS MADE, NOT GIVEN HERE.

C EXECUTION OF DECODED INSTRUCTIONS

C LXID.

C LOAD REGISTER PAIR D AND E IMMEDIATE

CALL EQUAL(B2,9,16,Z,1,0)

CALL TADD(PC,P,PC,D,ITI)

CALL EQUAL(B3,17,24,N,1,8)

CALL EQUAL(N,1,8,NZ,1,8)

CALL EQUAL(Z,1,8,NZ,9,16)


```
CALL EQ(WZ,DE,16)
PRINT 60,PC,A,DE
GO TO 50
C LXIH H
C LOAD REGISTER PAIR HL IMMEDIATELY
CALL EQUAL(B2,9,16,Z,1,8)
CALL TADD(PC,P,PC,D,MM)
CALL EQUAL(B3,17,24,W,1,8)
CALL EQUAL(W,1,8,WZ,1,8)
CALL EQUAL(Z,1,8,WZ,5,16)
CALL EQ(WZ,HL,16)
PRINT 60,PC,A,HL
C GO TO 50
C MUI C
C MOVE IMMEDIATE COUNTER
CALL EQUAL(B2,9,16,DOB,1,8)
CALL EQUAL(DOB,1,8,DR,1,8)
PRINT 70,PC,A,C
GO TO 50
C XRA A
C EXCLUSIVE OR WITH A
CALL EQ(A,ACT,N)
CALL EQ(SR,TMP,N)
CALL EXOR(ACT,TMP,A,N)
PRINT 75,PC,A
GO TO 50
C LDAX D
```

```

C      LOAD ACCUMULATOR WITH THE REGISTER
C      PAIR DIRECTLY
      CALL EQ (DE,RP,RT)
      CALL EQ(RP,ADDB,RT)
      CALL LODA(N,ADDB,A,L2,N)
      PRINT 79,PC,A
      GO TO 90

C      ADC H
C      ADD MEMORY WITH CARRY
      CALL EQ(HL,ADDB,RT)
      CALL LODA(N,ADDB,TEMP,L2,N)
      CALL EQ(A,ACT,N)
      CALL TADD(TEMP,T,TEMP,D,N)
      CALL TADD(ACT,TEMP,A,D,N)
      PRINT 80,PC,HL,A
      GO TO 90

C      DAA
C      Z=0110
C      DECIMAL ADJUST ACCUMULATOR
      IF(S.GT.9) GO TO 9
9      GO TO 99
9      CALL TADD(Z,S,A,D,4)
99     PRINT 80,PC,HL,S
      GO TO 90

C      STAX D
C      STORE ACCUMULATOR IN REGISTER PAIR D DIRECTLY
      CALL EQ(RP,ADDB,RT)

```

CALL LODM(A,H,ADDB,L^M,N)

CALL PRMDEM(H,L^M,N)

GO TO 50

C INX H

C INCREASE REGISTER PAIR H

CALL EI(HL,RP,151)

CALL TADD(RP,P,RP,D,151)

PRINT 60,PC,A,HL

GO TO 50

C INX D

C INCREASE REGISTER PAIR D

CALL EI(DE,RP,151)

CALL TADD(RP,P,RP,D,151)

PRINT 60,PC,A,DE

GO TO 50

C DCR C

C DECREMENT COUNTER C BY ONE

CALL EI(DR,TRP,N)

CALL COM(T,T,N)

CALL TADD(TRP,T,A,N)

CALL EI(A,SR,N)

PRINT 70,PC,A,C

GO TO 50

C JNZ

C JUMP IF NOT ZERO

IF(.NOT.(ZERO))GO TO 10

ELSE GO TO 50

10 CALL EQUAL(B2,9,16,ADDB,1,8)

```

10  CALL LODA (H,ADDB,Z,L3,N)
    CALL EQUAL(BB,17,2A,ADDB,9,16)
    CALL LODA (H,ADDB,U,L3,N)
    CALL EQUAL (U,1,0,UZ,9,16)
    CALL EQUAL(Z,1,8,UZ,1,0)
    CALL EQ(UZ,PC,16)
    PRINT 60,PC,A,HL
    PRINT 110
    STOP

20  FORMAT(31A)

11  FORMAT(10X 'L= ',1A,10X 'H= ',1A,10X 'N= ',1A)
60  FORMAT(10X 'PC= ',16L2,10X, 'A= ',8L2,10X 'DE= ',16L2)
70  FORMAT(10X 'PC = ', 16L2, 5X 'A= ',8L2,5X 'C= ',8L2)
75  FORMAT(10X 'PC= ', 16L2, 10X 'A= ',8L2)
80  FORMAT(10X 'PC= ',16L2,10X ' HL= ',16L2,5X, 'A= ',8L2)
110 FORMAT(10X 'FINAL MEMORY CONTENTS')
    END

```

From the above simulation program, it is clear that in the absence of the microprocessor one can get the tested desired output of his designed digital system on an existing digital computer before its hardware implementation.

The advantage of software is that it is a nonrecurring cost item.

CONCLUSION

In this dissertation a theoretical study has been made to simulate a digital systems on an existing computer. R.T.L. language is developed to permit description of the internal operation of digital system. R.T.L. is still an informal method that is in the formative stages; but is very useful in the development of complex digital systems. The R.T.L. modules reflect the hardware of the system in a sequential manner.

R.T.L. flow charts relieves the designer of many tedious details and repetitive operations of and eliminate logical inconsistencies, timing conflicts and logical errors. Knowing R.T.L. flow chart one can proceed to either simulate the system on a digital computer or to the hardware implementation side of the system. The simulation of a digital system is carried out either by Arithmetic model approach or by Logic model approach.

The Arithmetic model approach is simple and very concise. It takes less time to run a program. It does not give the details of the system. Wherever the details are not of such importance this approach is very useful.

The Logic model approach is not concise and it takes more time to run a program. There is one to one correspondence between the RTL flow chart and logical model of a given system. The logical model gives bit by bit details of the system.

The simulation methods become very useful when microprocessors are not available as a physical component. Nevertheless one is interested in studying the application of microprocessors in different fields of process controlled systems, in such a case once a machine language program has been developed for a particular application, this machine language program can be tested, if the microprocessor simulation program is available, does even in the absence of even in the case of non-availability of the components for testing prototypes on bread board research can progress in a field of application of microprocessors.

Further advancement is possible in simulation models and development of sub-routines. The two approaches, the Arithmetic model approach and the Logic model approach can be combined together to produce a third or HYBRID approach. We can call them ARITHMETICO-LOGIC MODEL. This model can take care off and this model shall have advantages of both systems. Subroutines then can be developed to suit this model.

REFERENCES

1. DREUER, MELVIN (ed.), 'Digital System Design Automation: Languages, Simulation and Data base', Woodland Hills, California: Computer Science Press, Inc., 1979.
2. CHU, YACHAN, 'Computer Organization and Microprogramming', Englewood Cliffs, N.J.: Prentice-Hall, Inc., 1972.
3. RAYMOND, H. KLINE, 'Digital Computer Design' Franklin P. Kuo, Editor, Englewood Cliffs, N.J. Prentice-Hall, Inc., 1977.
4. DARDACCI, H. R., 'A Comparison of Register Transfer Languages for Describing Computers and Digital Systems', IEEE Trans. Computer, Vol. C-24, 1975, pp. 133-50.
5. RHYNE, V. THOMAS, 'Fundamentals of Digital Systems Design', Englewood Cliffs, N.J., Prentice-Hall, Inc., 1975.
6. SOUZZI, BRANKO, 'Microprocessors and Microcomputers', New York, John Wiley and Sons, 1976.
7. HILBURN, L. JOHN and JULICH, M. PAUL, 'Microcomputers, Microprocessors, Hardware, Software, and Applications', Englewood Cliffs, N.J.: Prentice Hall, Inc., 1976.
8. CAJANADAN, V. and RADHAKRISHNAN, J. 'An Introduction to Digital Computer Design', Englewood Cliffs, N.J.: Prentice-Hall, Inc., 1978
9. INTEL 6800 MANUAL, 1979
10. BELL, C. G., DOBERT, J. L., CARSON, J., and WILLIAMS, P., 'The Description and Use of (RMT'S) register transfer modules', IEEE Trans. Computers C22, p. 493-500, 1972.

```

SUBROUTINE FILMEM(M,L,N,O)
C000  FILL FIRST L LOCATIONS IN MEMORY,M, FROM DATA CARDS
C      5 OCTAL NUMBERS/CARD, FORMAT 110
C      N=BITS /WORD
      IMPLICIT INTEGER(O)
      LOGICAL*1 M(L,N)
      WRITE(6,89)
      DO 20 J=1,L
20     PRINT 93,J,(M(J,I),I=1,N)
      WRITE(6,85)
      RETURN
85     FORMAT (000/000)
89     FORMAT (20X,0MEMORY CONTENTS0/20X,0-----0/)
93     FORMAT (19X,13,60L2)
      END
SUBROUTINE LOTO(L,O,N)
C000  L=LOGICAL, O=OCTAL, N=BITS/L
      INTEGER O
      LOGICAL*1 L(N)
C      ACCOUNT FOR SIGN
      J=0
      IF (.NOT.L(1)) GO TO 5
      CALL TCOM (L,N)
      J=1
C      CONVERSION PROPER
5      O=0
      DO 2 I=1,N,3
      O=O*10
      IF(L(I+2))O=O+1
      IF(L(I+1)) O=O+2
2      IF(L(I)) O=O+4
      IF(J.EQ.1) O=-O
      RETURN
      END
SUBROUTINE TESTZE(A,B,N)
C000  IF N BIT NUMBER A=0, SINGLE BIT B=1.
      LOGICAL*1 A(N),B
      B=.TRUE.
      DO 10 I=1,N
10     IF(A(I)) B=.FALSE.
      RETURN
      END
SUBROUTINE TADD(X,Y,S,C,N)
      LOGICAL*1 C,CC,S(N),X(N),Y(N),P,Q,D
      C=.FALSE.
      DO 1 J=1,N
      I=N+1-J
      P=.NOT.X(I)
      Q=.NOT.Y(I)
      D=.NOT.C
      CC=(X(I).AND.C).OR.(X(I).AND.Y(I)).OR.(Y(I).AND.C)
      S(I)=(P.AND.Q.AND.C).OR.(P.AND.Y(I).AND.D).OR.(X(I).AND.Q.AND.D)
      B.OR.(X(I).AND.Y(I).AND.C)
1     C=CC
      RETURN
      END

```



```

SUBROUTINE ADDIX,Y,S,N*
C*** ENDS COMP. ACC
LOGICAL I(1),X(N),Y(N),S(N),CC(12),C
CALL TAPDIX,Y,S,C,N)
CALL FALSE(C,N)
CC(N)=C
CALL TAPDIS,CC,S,C,N)
RETURN
END

SUBROUTINE EQUAL(I,O,L,N,A,J,K)
C*** EQUATE SUBSCRIPT TERMS
C A(J)THRU K(1) O(I) THRU N) RESPECTIVELY
C REQUIRED K-J=N-L
LOGICAL I(1),A(K),O(N)
N=N-L+1
DO 10 I=1,N
  J=J-1+1
  L=L-1+1
10 A(J)=O(L)
RETURN
END

SUBROUTINE LODA(M,O,A,L,N)
C*** MEM., M) LOCATION O IS LOADED IN REGISTER A
C L=WORDS/ MEM. N=DITS/ WORD
LOGICAL I(1),A(N),O(N),M(L,N)
CALL LOTD(O,J,N)
DO 10 I=1,N
10 A(I)=M(J,I)
RETURN
END

SUBROUTINE LODM(A,M,B,L,N)
C*** REGISTER A IS LOADED IN MEM., M) LOCATION O
C L=WORDS/ MEM. N=DITS/WORD
LOGICAL I(1),A(N),B(N),M(L,N)
CALL LOTD(O,J,N)
DO 10 I=1,N
10 M(J,I)=A(I)
RETURN
END

SUBROUTINE TESTEQ(A,B,C,N)
C*** IF A=B, SINGLE BIT C=1
COMMON / (1000),E(1000)
LOGICAL I(1),A(N),B(N),C,O,E
CALL COM(A,D,N)
CALL COM(D,E,N)
CALL AND(D,E,N)
CALL AND(A,D,D,N)
CALL OR(D,E,D,N)
CALL COM(D,D,N)
CALL TESTZ(D,C,N)
RETURN
END

```

```

SUBROUTINE PRMEM (M,L,N)
C*** PRINT FIRST L LOCATION IN MEMORY
LOGICAL*1 L(100),M(L,N)
DIMENSION O(100)
READ(5,79) (O(I),I=1,L)
DO 20 J=1,L
CALL OTFL(O(J),L,N)
DO 20 I=1,N
20  H(J,I)=L(I)
RETURN
79  FORMAT(5I10)
END

SUBROUTINE OTOLJOO,L,N*
C*** O=OCTAL, L=LOGICAL-T,F,
C     H=BITS/L, BIT=SIGN
INTEGER O, OH, GO
LOGICAL*1 L(N)
O=OO
C     CHECK FOR NEGATIVE
J=O
IF (O.GT. 0) GO TO 10
O=-O
J=1
C CONVERSION PROPER
10  CALL FA,SE (L,N)
     K=N-2
     DO 0 I=3,K,9
2   OH=O-(O/10)*10
     O=O/10
     IF (OH.EQ.O) GO TO 0
     GO TO (2,4,5,6,8,9), OH
3   L(N+1-I)=.TRUE.
4   GO TO (6,5,5,6,6,8,9), OH
5   L(N-I) =.TRUE.
6   GO TO (0,0,0,7,7,7,7), OH
7   L(N-1-I) =.TRUE.
0   CONTINUE
     IF (J.NE.1) GO TO 11
     CALL TCON (L,N)
11  RETURN
END

SUBROUTINE SLIA,D,N*
C*** REGISTER A IS SHIFTED LEFT 1DIT, RESULT IN D.
C     N=DITS,F TO LOG,DIT N.
LOGICAL*1 A(N),B(N)
N=N-1
DO 20 I=1,N
20  B(I)=A(I+1)
     B(N)=.FALSE.
RETURN
END

SUBROUTINE PRMEMM,L,N)
C*** PRINT FIRST L LOCATION IN MEMORY

```

```

SUBROUTINE FALSE(A,N)
LOGICAL*1 A(N)
DO 10 I=1,N
10 A(I)=.FALSE.
RETURN
END
SUBROUTINE COM(A,D,N)
C000 U=AO,N=BITS, A IS UNCHANGED
LOGICAL*1 A(N), B(N)
DO 10 I=1,N
10 B(I)=.NOT. A(I)
RETURN
END
SUBROUTINE SR(A,B,N)
C000 REGISTER A IS SHIFTED RIGHT 16BIT, RESULT IN B,
C N=BITS, F TO MSB, DITL.
LOGICAL*1 A(N),D(N)
M=N-1
DO 20 I=1,M
20 D(N-I+1)=A(N-I)
B(I)=.FALSE.
RETURN
END
SUBROUTINE EQ(A,B,N)
C000 A(I)=B(I) FOR ALL I, B IS UNCHANGED
LOGICAL*1 A(N),B(N)
DO 10 I=1,N
10 A(I)=D(I)
RETURN
END
SUBROUTINE FILED(N,L,N)
C C FILL FIRSTL LOCATIONS IN MEMORY, M, FROM DATA CARDS
C DDECIMAL NO, PROJ EACH CARD, FORMAT I10
C N=DITS/CARD
IMPLICIT INTEGER(D)
LOGICAL*1 L1(90),M(L,N)
DIMENSION D(20)
READ(9,60)(D(I),I=1,L)
DO 20 J=1,L
CALL DTOL(D(J),L1,N)
DO 20 I=1,N
20 M(J,I)=L1(I)
60 FORMAT(I10)
RETURN
END

```

```

SUBROUTINE TCOM;A,N*
C*** TWO'S COMPLEMENT,A=A0+1, N=BITS
LOGICAL*1 A(N),J(12)
CALL COM (A,A,N)
CALL FALSE (J,N)
J(N)=.TRUE.
CALL TADD(A,J,A,C,N)
RETURN
END
SUBROUTINE LOTD;L,O,N*
C*** L=LOGICAL, O=DECIMAL, N=BITS/WORD
INTEGER O
LOGICAL*1 L(N)
C ACCOUNT FOR SIGN
J=0
IF (.NOT.L(1))GO TO 5
CALL TCOM (L,N)
J=1
C CONVERSION PROPER
5 O=0
DO 2 I=1,N,3
O=O*8
IF(L(I+2) ) O=O+1
IF(L(I+1) ) O=O+2
2 IF(L(I) ) O=O+4
IF(J.EQ.1) O=-O
RETURN
END
SUBROUTINE OR(B,C,A,N)
C*** C=A OR B, N=BITS
LOGICAL*1 A(N),B(N),C(N)
DO 10 I=1,N
10 C(I)=B(I).OR.A(I)
RETURN
END
SUBROUTINE AND(A,B,C,N)
C*** A AND B ARE ADDED WITH RESULT STORED IN C
LOGICAL*1 A(N),B(N),C(N)
DO 10 I=1,N
10 C(I)=A(I) .AND. B(I)
RETURN
END

```