Please use this identifier to cite or link to this item: http://localhost:8081/xmlui/handle/123456789/9766
Full metadata record
DC FieldValueLanguage
dc.contributor.authorSingariya, Surendra-
dc.date.accessioned2014-11-20T08:53:49Z-
dc.date.available2014-11-20T08:53:49Z-
dc.date.issued2002-
dc.identifierM.Techen_US
dc.identifier.urihttp://hdl.handle.net/123456789/9766-
dc.guideAgarwal, R. P.-
dc.description.abstractThis report outlines the complete process of synthesis, simulation, and implementation of TRAFFIC LIGHT CONTROLLER FOR A BUSY INTERSECTION. Major focus was placed on designing a Finite State Machine (FSM) to control the switching of signal lights, and Simulation for desired functioning of the controller. Static RAM (SRAM) is integrated to serve as storage for timing parameters. The special feature, which differentiates it from classical traffic light controller, is that it adaptively controls the traffic as per its density. We started with simple operational protocol for one side one-way & then extend it for two side one-way. The utility is then greatly increased by adding blinking option for nights. Use of memory makes it very user friendly as it permits to program the controller, which control the duty cycle of the signals of traffic light controller. All the coding is done in the VHDL as it ease hierarchical design.en_US
dc.language.isoenen_US
dc.subjectELECTRONICS AND COMPUTER ENGINEERINGen_US
dc.subjectHARDWARE IMPLEMENTATIONen_US
dc.subjectTRAFFIC LIGHT CONTROLLERen_US
dc.subjectBUSY INTERSECTIONen_US
dc.titleHARDWARE IMPLEMENTATION OF TRAFFIC LIGHT CONTROLLER FOR A BUSY INTERSECTIONen_US
dc.typeM.Tech Dessertationen_US
dc.accession.numberG10982en_US
Appears in Collections:MASTERS' THESES (E & C)

Files in This Item:
File Description SizeFormat 
ECDG10892.pdf7.4 MBAdobe PDFView/Open


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.