A STUDY OF VLSI INTERCONNECT DELAY MINIMIZATION USING CMOS-REPEATERS

Abstract

This work deals with VLSI interconnect delay minimization. The emphasis is on use of CMOS- repeaters for delay minimization . The study involves simulation of the repeater system , study of variation of transconductance of NMOS & PMOS devices with the variation of interconnect resistance and capacitance , development of program to design a repeater system and lay out design of a repeater system of a specific interconnect length. It is found that the delay is function of number of repeater stages and device dimensions. Transconductance of the devices can be tailored by varying load resistance and capacitance of any inverter.