Please use this identifier to cite or link to this item: http://localhost:8081/xmlui/handle/123456789/9390
Full metadata record
DC FieldValueLanguage
dc.contributor.authorRoy, Bipin Kumar-
dc.date.accessioned2014-11-19T08:05:35Z-
dc.date.available2014-11-19T08:05:35Z-
dc.date.issued1993-
dc.identifierM.Techen_US
dc.identifier.urihttp://hdl.handle.net/123456789/9390-
dc.guideKumar, Padam-
dc.description.abstractThe rapid development of Very Large Scale Integrated (VLSI) technology and the need of very reliable multiprocessor network has opened up new frontiers of research in the field of fault-tolerant multiprocessor network. A multiprocessor network is represented by a graph whose nodes are the processors and the edges are interprocessor communication links. Simulation studies of reconfiguration strategy for k-Fault-tolterent multiprocessor nonhomogeneous symmetric d-ary tree (NST) network has been done in this dissertation. A supergraph S[k,T] of a tree T is a k-FT realization of T, if S[k,T] contains a subgraph Isomorphic to T, after removal of any k nodes. It was _.carried out- in two parts. Part-I- deals with the. design and reconfiguration strategy for k<d and the Part-II deals with the design and reconfiguration strategy fof kid.en_US
dc.language.isoenen_US
dc.subjectELECTRONICS AND COMPUTER ENGINEERINGen_US
dc.subjectELECTRONICS AND COMPUTER ENGINEERINGen_US
dc.subjectELECTRONICS AND COMPUTER ENGINEERINGen_US
dc.subjectELECTRONICS AND COMPUTER ENGINEERINGen_US
dc.titleSIMULATION STUDIES OF RECONFIGURATION STRATEGY FOR K-FT MULTIPROCESSOR NETWORKen_US
dc.typeM.Tech Dessertationen_US
dc.accession.number245952en_US
Appears in Collections:MASTERS' THESES (E & C)

Files in This Item:
File Description SizeFormat 
ECD245952.pdf2.32 MBAdobe PDFView/Open


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.