Please use this identifier to cite or link to this item: http://localhost:8081/xmlui/handle/123456789/9170
Full metadata record
DC FieldValueLanguage
dc.contributor.authorAhmad, Aftab-
dc.date.accessioned2014-11-18T10:53:53Z-
dc.date.available2014-11-18T10:53:53Z-
dc.date.issued1989-
dc.identifierM.Techen_US
dc.identifier.urihttp://hdl.handle.net/123456789/9170-
dc.guideGupta, J. P.-
dc.description.abstractThe computing speed of single processor system has almost reached the breakpoint. It has now became obvious that the requirements for even more faster computation can only be satisfied by multiprocessor systems. The CTD multiprocessor architecture is one of such systems. This thesis describes the implementation of CTDNet primitive reduction rules. The CTDNet, which has been proposed by J.P.Gupta, employs eager evaluation scheme with a modification to evaluate condition expressions in a lazi manner. Application programs are described as a Lambda graph (consisting of Master processes) which carries the structure of the work to be performed. Whenever a master process is ready to reduce, it creates its slave which performs the executional work. The recursion,which has been recently proposed on CTDNet, have been succe- ssfully tested and its validity proved in this thesis. Finally, various suggestions for an efficient imple-mentation of CTDNet mechanism have beenen_US
dc.language.isoenen_US
dc.subjectELECTRONICS AND COMPUTER ENGINEERINGen_US
dc.subjectELECTRONICS AND COMPUTER ENGINEERINGen_US
dc.subjectELECTRONICS AND COMPUTER ENGINEERINGen_US
dc.subjectELECTRONICS AND COMPUTER ENGINEERINGen_US
dc.titleIMPLEMENTATION OF CTDNET PRIMITIVE REDUCTION RULESen_US
dc.typeM.Tech Dessertationen_US
dc.accession.number245169en_US
Appears in Collections:MASTERS' THESES (E & C)

Files in This Item:
File Description SizeFormat 
ECD245169.pdf6.23 MBAdobe PDFView/Open


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.