Please use this identifier to cite or link to this item: http://localhost:8081/xmlui/handle/123456789/9155
Full metadata record
DC FieldValueLanguage
dc.contributor.authorS, Suresh Banu-
dc.date.accessioned2014-11-18T10:03:44Z-
dc.date.available2014-11-18T10:03:44Z-
dc.date.issued1988-
dc.identifierM.Techen_US
dc.identifier.urihttp://hdl.handle.net/123456789/9155-
dc.guideJoshi, R. C.-
dc.description.abstractArtificial Intelligence processing has become the corner stone of many application areas such as expert system, computer- vision, speech recogonition, robotics and natural language processing, etc. As the techniques of Al processing becomming.well known, the requirement for higher performance system architecture is in demand. The earliest computer design to support Al processing was the implementation of functional languages on conventional machines. Because of the sequential nature of execution of these machines, the inherent parallelism in Al algorithms cannot be exploited. With the introduction of VLSI technology, we observed a shift of functions from software to hardware. Thus it offered much flexibility to adopt to Al applications. The large degree of nondeterminism in Al algorithms provides an additional source of parallelism. Hence, for efficient. Al "processing a parallel architecture is most suited. In this dissertation various architectural design issues for Al machines are examined. Based upon . these considerations, a parallel architecture, -based on data flow model is suggested. The suitability of using Prolog as the Kernel language for the proposed architecture is also examined. Since each processing element is having a local memory for storing the program and almost all software functions are implemented in hardware by taking advantage of VLSI technology, the proposed Al machine architecture can provide better Al processing capability.en_US
dc.language.isoenen_US
dc.subjectELECTRONICS AND COMPUTER ENGINEERINGen_US
dc.subjectELECTRONICS AND COMPUTER ENGINEERINGen_US
dc.subjectELECTRONICS AND COMPUTER ENGINEERINGen_US
dc.subjectELECTRONICS AND COMPUTER ENGINEERINGen_US
dc.titleA PARALLEL ARCHITECTURE FOR At APPLICATIONSen_US
dc.typeM.Tech Dessertationen_US
dc.accession.number179648en_US
Appears in Collections:MASTERS' THESES (E & C)

Files in This Item:
File Description SizeFormat 
ECD179648.pdf2.89 MBAdobe PDFView/Open


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.