Skip navigation
Home
Browse
Communities
& Collections
Browse Items by:
Issue Date
Author
Title
Subject
Research Supervisor/ Guide
Help
Sign on to:
My DSpace
Receive email
updates
Edit Profile
Shodhbhagirathi @ IITR
Search
Search:
All of DSpace
ELECTRONICS AND COMMUNICATION ENGINEERING (FORMERLY ELECTRONICS & COMPUTER ENGINEERING)
DOCTORAL THESES (E & C)
MASTERS' THESES (E & C)
for
Current filters:
Title
Author
Subject
Date Issued
Research Supervisor/ Guide
Has File(s)
???jsp.search.filter.original_bundle_filenames???
???jsp.search.filter.original_bundle_descriptions???
Equals
Contains
ID
Not Equals
Not Contains
Not ID
Title
Author
Subject
Date Issued
Research Supervisor/ Guide
Has File(s)
???jsp.search.filter.original_bundle_filenames???
???jsp.search.filter.original_bundle_descriptions???
Equals
Contains
ID
Not Equals
Not Contains
Not ID
Title
Author
Subject
Date Issued
Research Supervisor/ Guide
Has File(s)
???jsp.search.filter.original_bundle_filenames???
???jsp.search.filter.original_bundle_descriptions???
Equals
Contains
ID
Not Equals
Not Contains
Not ID
Start a new search
Add filters:
Use filters to refine the search results.
Title
Author
Subject
Date Issued
Research Supervisor/ Guide
Has File(s)
???jsp.search.filter.original_bundle_filenames???
???jsp.search.filter.original_bundle_descriptions???
Equals
Contains
ID
Not Equals
Not Contains
Not ID
Results 1-10 of 12 (Search time: 0.01 seconds).
previous
1
2
next
Item hits:
Issue Date
Title
Author(s)
Research Supervisor/ Guide
Type
2012
CROSSTALK AVOIDANCE IN RLC MODELED INTERCONNECTS USING LOW POWER ENCODER
Babu, Gunti Nagendra
Kaushik, B. K.; Bulusu, Anand
M.Tech Dessertation
2013
3®DIMENSIONAL SIMULATION OF SINGLE EVENT UPSET OF 6T-SOI BASED 24 nm —FINFET -SRAM CELL
Jayaram, Namani
Dasgupta, Sudeb; Bulusu, Anand
M.Tech Dessertation
2011
A TIMING MODEL OF SEQUENTIAL CIRCUITS FOR EFFICIENT STANDARD CELL LIBRARY CHARACTERIZATION
Sharma, Yogendera
Bulusu, Anand; Saxena, Ashok Kumar
M.Tech Dessertation
2012
MECHANICAL STRESS AWARE GATE TIMING MODEL FOR COMBINATIONAL LOGIC CELLS
Vundavalli, Sandeep
Bulusu, Anand; Dasgupta, Sudeb
M.Tech Dessertation
2013
T.CAD EVALUATION OF FIN ARCHITECTURE ON SOI SUBSTRATE AND ITS COMPARISON WITH PLANAR FDSOI 'MOSFET AT 28nm TECHNOLOGY NODE
Sahu, Prahlad Kumar
Sithanandam, R.; Bulusu, Anand; Dasgupta, Sudeb
M.Tech Dessertation
2010
EFFFICIENT NANOSCALE VLSI STANDARD CELL LIBRARY CHARACTERIZATION USING A NOVEL DELAY MODEL
Mikyal, Sandeep
Bulusu, Anand
M.Tech Dessertation
2010
OPTIMAL DESIGN OF NANOSCALE STANDARD CELLS CONSIDERING PARASITICS
Pipersaniya, Ankit
Bulusu, Anand
M.Tech Dessertation
2010
ROBUST ANALOG VLSI CIRCUIT DESIGN
Kumar, Atul
Bulusu, Anand; Dasgupta, Sudeb
M.Tech Dessertation
2011
ANALYSIS OF UNDERLAP FINFET PARASITIC CAPACITANCE FOR CIRCUIT DESIGNING
Raycha, Swati
Bulusu, Anand; Saxena, A. K.
M.Tech Dessertation
Jun-2013
PERFORMANCE ANALYSIS OF GNR INTERCONNECTS
K. Reddy, Narasimha
Kaushik, B.K.; Bulusu, Anand
Other
Discover
Author
1
Babu, Gunti Nagendra
1
Jayaram, Namani
1
K. Reddy, Narasimha
1
Kaur, Baljit
1
Kumar, Atul
1
Menka
1
Mikyal, Sandeep
1
Pipersaniya, Ankit
1
Raycha, Swati
1
Sahu, Prahlad Kumar
.
next >
Subject
9
ELECTRONICS AND COMPUTER ENGINEERING
2
LOW POWER
1
28NM
1
ANALOG
1
CELLS
1
CIRCUIT DESIGNING
1
CMOS
1
CMOS TRANSISTORS
1
COMBINATIONAL LOGIC CELLS
1
DESIGN
.
next >
Date issued
3
2010
3
2013
2
2011
2
2012
1
2014
1
2015
Research Supervisor/ Guide
5
Dasgupta, Sudeb
1
Kaushik, B. K.
1
Kaushik, B.K.
1
Manhas, Sanjeev
1
Saxena, A. K.
1
Saxena, Ashok Kumar
1
Sithanandam, R.