Skip navigation
Home
Browse
Communities
& Collections
Browse Items by:
Issue Date
Author
Title
Subject
Research Supervisor/ Guide
Help
Sign on to:
My DSpace
Receive email
updates
Edit Profile
Shodhbhagirathi @ IITR
Search
Search:
All of DSpace
ELECTRONICS AND COMMUNICATION ENGINEERING (FORMERLY ELECTRONICS & COMPUTER ENGINEERING)
DOCTORAL THESES (E & C)
MASTERS' THESES (E & C)
for
Current filters:
Title
Author
Subject
Date Issued
Research Supervisor/ Guide
Has File(s)
???jsp.search.filter.original_bundle_filenames???
???jsp.search.filter.original_bundle_descriptions???
Equals
Contains
ID
Not Equals
Not Contains
Not ID
Title
Author
Subject
Date Issued
Research Supervisor/ Guide
Has File(s)
???jsp.search.filter.original_bundle_filenames???
???jsp.search.filter.original_bundle_descriptions???
Equals
Contains
ID
Not Equals
Not Contains
Not ID
Start a new search
Add filters:
Use filters to refine the search results.
Title
Author
Subject
Date Issued
Research Supervisor/ Guide
Has File(s)
???jsp.search.filter.original_bundle_filenames???
???jsp.search.filter.original_bundle_descriptions???
Equals
Contains
ID
Not Equals
Not Contains
Not ID
Results 1-10 of 11 (Search time: 0.011 seconds).
previous
1
2
next
Item hits:
Issue Date
Title
Author(s)
Research Supervisor/ Guide
Type
2013
3®DIMENSIONAL SIMULATION OF SINGLE EVENT UPSET OF 6T-SOI BASED 24 nm —FINFET -SRAM CELL
Jayaram, Namani
Dasgupta, Sudeb; Bulusu, Anand
M.Tech Dessertation
2012
MECHANICAL STRESS AWARE GATE TIMING MODEL FOR COMBINATIONAL LOGIC CELLS
Vundavalli, Sandeep
Bulusu, Anand; Dasgupta, Sudeb
M.Tech Dessertation
2012
MODELING AND SIMULATION OF CNT BASED GAS SENSOR
Basak, Anirban
Dasgupta, Sudeb; Manhas, S. K.
M.Tech Dessertation
2012
MEMORY TESTING SCHEME FOR FinFET BASED SRAM CELL
Prasad, K. Durga
Dasgupta, Sudeb; Kaushik, B. K.
M.Tech Dessertation
2013
T.CAD EVALUATION OF FIN ARCHITECTURE ON SOI SUBSTRATE AND ITS COMPARISON WITH PLANAR FDSOI 'MOSFET AT 28nm TECHNOLOGY NODE
Sahu, Prahlad Kumar
Sithanandam, R.; Bulusu, Anand; Dasgupta, Sudeb
M.Tech Dessertation
2011
ULTRA-LOW POWER FLIP-FLOPS USING CLOCK GATING AND SINGLE PHASE QUASI-STATIC ENERGY RECOVERY LOGIC
Kumbhare, Rohan Vijay
Saxena, Ashok K.; Dasgupta, Sudeb
M.Tech Dessertation
2010
ROBUST ANALOG VLSI CIRCUIT DESIGN
Kumar, Atul
Bulusu, Anand; Dasgupta, Sudeb
M.Tech Dessertation
May-2017
CRITICAL EVALUATION OF FRINGE CAPACITANCE IN MULTI FIN FINFET AND ITS PROCESS PARAMETER EVALUATION
Pal, Ravi Shankar
Dasgupta, Sudeb
Other
Mar-2018
ANALYSIS AND MODELLING OF SPACER BASED GATE-ALL-AROUND RECONFIGURABLE DEVICE
Bhattacharjee, Abhishek
Dasgupta, Sudeb
Thesis
Dec-2017
VARIATION AWARE MEMORY DESIGN FOR LOW POWER APPLICATIONS
Ruchi
Dasgupta, Sudeb
Thesis
Discover
Author
1
Basak, Anirban
1
Bhattacharjee, Abhishek
1
Jayaram, Namani
1
Kumar, Atul
1
Kumbhare, Rohan Vijay
1
Menka
1
Pal, Ravi Shankar
1
Prasad, K. Durga
1
Ruchi
1
Sahu, Prahlad Kumar
.
next >
Subject
7
ELECTRONICS AND COMPUTER ENGINEERING
2
FINFET
1
28NM
1
3-D Technology Computer Aided Design
1
ANALOG
1
Bulk MOSFET
1
CLOCK GATING
1
CMOS
1
CMOS TRANSISTORS
1
CNT
.
next >
Date issued
3
2012
2
2013
2
2017
1
2010
1
2011
1
2015
1
2018
Research Supervisor/ Guide
5
Bulusu, Anand
1
Kaushik, B. K.
1
Manhas, S. K.
1
Saxena, Ashok K.
1
Sithanandam, R.
Has File(s)
11
true