Please use this identifier to cite or link to this item: http://localhost:8081/xmlui/handle/123456789/7908
Title: FPGA IMPLEMENTATION OF DIGITAL DISTANCE PROTECTION
Authors: Mahesh, T.
Keywords: ELECTRICAL ENGINEERING;FPGA IMPLEMENTATION;DIGITAL DISTANCE PROTECTION;POWER SYSTEM
Issue Date: 2004
Abstract: The motivation for this thesis is our desire to build faster protecting devices to trip the unhealthy power system from healthy one. Generally, a protection system is a kind of "neural" complex that watches a "muscle" element of a power system and protects both this element from complete damage and the rest of a system from induced disturbances. Relays evolved from electromechanical to numerical relays. In this thesis, single-phase numerical distance relay has been implemented by using, Field Programmable Gate Arrays. Voltage and current signal were sampled and given to ADC for conversion. After getting the digital equivalents of voltage and current they were filtered by using Harr-Fourier algorithm in the FPGA chip. From the filtered voltage and current signals impedance was calculated and compared with pre-set value, then decision was taken to trip the system or not on the basis of actual impedance and pre-set impedance. In this thesis, I argue that we would greatly benefit from the usage of Field Programmable Gate Arrays (FPGA s) in the power system protection
URI: http://hdl.handle.net/123456789/7908
Other Identifiers: M.Tech
Research Supervisor/ Guide: Anand, R. S.
Verma, H. K.
metadata.dc.type: M.Tech Dessertation
Appears in Collections:MASTERS' DISSERTATIONS (Electrical Engg)

Files in This Item:
File Description SizeFormat 
EED G11592.pdf2.59 MBAdobe PDFView/Open


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.