1. Shodhbhagirathi @ IITR
  2. ELECTRONICS AND COMMUNICATION ENGINEERING (FORMERLY ELECTRONICS & COMPUTER ENGINEERING)
  3. MASTERS' THESES (E & C)
Please use this identifier to cite or link to this item: http://localhost:8081/xmlui/handle/123456789/2371
Full metadata record
DC FieldValueLanguage
dc.contributor.authorAhuja, Mohneet Singh-
dc.date.accessioned2014-09-27T07:10:29Z-
dc.date.available2014-09-27T07:10:29Z-
dc.date.issued2009-
dc.identifierM.Techen_US
dc.identifier.urihttp://hdl.handle.net/123456789/2371-
dc.guideSarje, A. K.-
dc.language.isoenen_US
dc.subjectMULTIPROCESSORSen_US
dc.subjectSCHEDULINGen_US
dc.subjectTASKSen_US
dc.subjectELECTRONICS AND COMPUTER ENGINEERINGen_US
dc.titleSCHEDULING HARD REAL-TIME PERIODIC TASKS WITH ARBITRARY DEADLINES ON MULTIPROCESSORSen_US
dc.typeM.Tech Dessertationen_US
dc.accession.numberG22891en_US
Appears in Collections:MASTERS' THESES (E & C)

Files in This Item:
File Description SizeFormat 
ECDG22891.pdf4.59 MBAdobe PDFView/Open
Show simple item record


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.