Please use this identifier to cite or link to this item:
http://localhost:8081/xmlui/handle/123456789/15699
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Anand, Mahathi | - |
dc.date.accessioned | 2024-09-19T10:28:51Z | - |
dc.date.available | 2024-09-19T10:28:51Z | - |
dc.date.issued | 2019-05 | - |
dc.identifier.uri | http://localhost:8081/xmlui/handle/123456789/15699 | - |
dc.description.abstract | Design and implementation of control systems in safety critical applications regularly involves formal verification to ensure specification satisfaction and correctness of implementation. The M.Tech dissertation work presents a methodology for temporal logic verification of stochastic systems using a discretizationfree approach that combines automata-based verification and barrier certificates. The main objective is to provide a lower bound on the probability that a given temporal logic specification is satisfied over a finite time horizon. This work considers a subclass of temporal logic specifications called safe-LTL properties over finite traces. The method essentially utilizes the automaton representation of the negation of specification for decomposing the specification to a sequence of simpler reachability problems and compute upper bounds for the reachability probabilities using barrier certificates. The work proposes novel theoretical results for barrier certificate based verification of safety properties for switched stochastic systems in continuous-time, which is then implemented using SMT solvers and Counter Example Guided Inductive Synthesis (CEGIS) framework. In addition, this work also handles the implementation of safety verification for discrete-time stochastic systems using a similar technique. The approach is examined through simple illustrative examples and results are provided. | en_US |
dc.description.sponsorship | INDIAN INSTITUTE OF TECHNOLOGY ROORKEE | en_US |
dc.language.iso | en | en_US |
dc.publisher | I I T ROORKEE | en_US |
dc.subject | Counter Example Guided Inductive Synthesis (CEGIS) | en_US |
dc.subject | Control Systems | en_US |
dc.subject | SMT Solvers | en_US |
dc.subject | Stochastic Systems | en_US |
dc.subject | Barrier Certificates | en_US |
dc.title | VERIFICATION OF STOCHASTIC SYSTEMS USING BARRIER CERTIFICATES | en_US |
dc.type | Other | en_US |
Appears in Collections: | MASTERS' THESES (Electrical Engg) |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
G29185.pdf | 718.56 kB | Adobe PDF | View/Open |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.