Please use this identifier to cite or link to this item: http://hdl.handle.net/123456789/14169
Title: AN ANALYTICAL APPROACH TO EXTRACT PARASITIC CAPACITANCES OF FINFET
Authors: Singh, Pawan
Keywords: SCE (short-channel effects
electronic application Memory
geometrical parameter
Outer fringe parasitic capacitance
Issue Date: May-2016
Publisher: ELECTRONICS AND COMMUNICATION ENGINEERING IITR
Abstract: In most of electronic application Memory is an essential part. To push the performance limit further, FinFETs are taken into consideration. It has confirmed to be promising alternative to take performance factor to next level because of their high resistance to SCE (short-channel effects). However, owing to its 3-D nature, high level of parasitics, which are significant in nm regime, degrade their high-speed analog and digital performances. In this dissertation we will get insight to reduce the impact and for that we have to find factors that affects parasitic components. In this dissertation, we are going to analytically derive an expression for the extraction of Outer fringe parasitic capacitance based on conformal mapping, which takes outer fringe field to be elliptical instead of circular, for better accuracy. Afterwards, using the same concept, i.e. elliptical inner fringe, field we will go for analytical derivation of Inner fringe parasitic capacitance. This model shows different geometrical parameter which affects parasitic capacitances. Lastly, comparison between modelled and simulation is done. Also, comparison between results of this work and other’s reported work result with different method is shown
URI: http://hdl.handle.net/123456789/14169
Appears in Collections:MASTERS' DISSERTATIONS (E & C)

Files in This Item:
File Description SizeFormat 
G25540_PAWAN_D.pdfSingh, Pawan1.18 MBAdobe PDFView/Open


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.