Please use this identifier to cite or link to this item: http://localhost:8081/xmlui/handle/123456789/13119
Authors: Mane, Pravin Sakharam
Issue Date: 2006
Abstract: Study over the years showed that simple instruction are used most of the time in CISC processors and many complex instructions can be replaced by group of simple instructions. In that sense RISC processor are designed to execute very few simple instructions. They operate on data, which is mostly present in internal registers. Most of the RISC processors use hardwired control approach, which simplifies design process. External memory is accessed by LOAD and STORE instructions. RISC processor supports only few addressing modes and most of them are register based. Pipelining is used to improve the throughput of the processor by dividing the instruction execution in stages. Although single instruction takes same time for execution as in sequential execution, parallel operations on instructions in different stages reduces the overall time of execution. The balance of work between different stages of pipelining is important as the slowest stage of the pipeline decides the throughput of the processor. Four-stage pipelining is implemented in this design. The consequences of pipelining are the structural hazards, data hazards and control hazards. They can be handled using the methods of forwarding, stalling and flushing. Stalling degrades the performance by delaying the instruction execution. Prefetching unit is designed which works as a small cache. It is used to prefetch the instructions from memory and store them inside the buffer. Developed RISC processor handles the hardware interrupts and exceptions. RESET has been assigned the highest priority. Six external hardware interrupts are available and are vectored. Overflow and undefined instruction exceptions are also dealt with. VHDL is used as software synthesis tool for designing the processor. Xilinx ISE 7.1i is used for this purpose. Hierarchical approach is used for modeling the RISC processor. Basic units are described using behavioral programming and they are interconnected using structural programming to form complete RISC processor. To simulate the different stages of the processor, Xilinx ISE simulator is used. Simulation is used to check the correctness of the design before placing the design for implementation. Spartan-II FPGA is used to implement the proposed design.
Other Identifiers: M.Tech
Research Supervisor/ Guide: Gupta, Indra
Vasantha, M. K.
metadata.dc.type: M.Tech Dessertation
Appears in Collections:MASTERS' DISSERTATIONS (Electrical Engg)

Files in This Item:
File Description SizeFormat 
G12827.pdf7.65 MBAdobe PDFView/Open

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.