Please use this identifier to cite or link to this item: http://localhost:8081/xmlui/handle/123456789/12454
Full metadata record
DC FieldValueLanguage
dc.contributor.authorJain, A. K.-
dc.date.accessioned2014-12-01T06:42:50Z-
dc.date.available2014-12-01T06:42:50Z-
dc.date.issued1981-
dc.identifierM.Techen_US
dc.identifier.urihttp://hdl.handle.net/123456789/12454-
dc.guideBandyopadhyay, M. N.-
dc.guideMukhopadhyay, S.-
dc.description.abstractSingle Machine connected to infinite bus with two tie—lines is considered to study the effect of reactance on the system at different conditions. Different conditions here is meant by steady state, transient state (during fault) and Post fault. In steady state, it has been proved that the introduction of reactance (certain Value) enhances the stability region. For during fault and post fault study on Operating Point has been chosen and the fault has been made to occur at machine terminal itself i.e. very near to the bus in one of the lines. The most severe fault i.e. 3 Phase fault has been considered. It has been observed that during fault the system remains in step and after clearance of the fault if the system is left like that i.e. no introduction of reactance is made the system goes out for both the cases i.e. after fault if both the tie—lines are assumed to be commissioned or only one line is assumed to be commissioned. This condition can be avoided by switching suitable value of reactance at the time of clearance of the fault and it will reamin in the system till the oscillation is damped out. After that the system will be brought back to the original condition. That is to, say the suitable value of reactances are to be switched in and switched out at proper interval of time.en_US
dc.language.isoenen_US
dc.subjectELECTRICAL ENGINEERINGen_US
dc.subjectOPTIMAL SEQUENCEen_US
dc.subjectSWITCHING COMPENSATORSen_US
dc.subjectSYSTEM STABILITY IMPROVEMENTen_US
dc.titleOPTIMAL SEQUENCE OF SWITCHING COMPENSATORS FOR SYSTEM STABILITY IMPROVEMENTen_US
dc.typeM.Tech Dessertationen_US
dc.accession.number177165en_US
Appears in Collections:MASTERS' THESES (Electrical Engg)

Files in This Item:
File Description SizeFormat 
EED177165.pdf2.9 MBAdobe PDFView/Open


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.