Please use this identifier to cite or link to this item: http://localhost:8081/xmlui/handle/123456789/11889
Full metadata record
DC FieldValueLanguage
dc.contributor.authorKumar, Arun-
dc.date.accessioned2014-11-28T10:01:17Z-
dc.date.available2014-11-28T10:01:17Z-
dc.date.issued2008-
dc.identifierM.Techen_US
dc.identifier.urihttp://hdl.handle.net/123456789/11889-
dc.guideJoshi, R. C.-
dc.description.abstractIn this work design and implementation of Intrusion Detection System (IDS) with Field Programmable Gate Array (FPGA) is presented. Today's network security systems require high-performance as well as good functionality with the growing speed of the internet. But most'of the software-based Network Intrusion Detection Systems (e.g. Snort) show inefficiency and even fail to perform for the faster internet. We have presented a fully hardware based system to overcome these shortcomings of software-based solutions. By implementing complete intrusion detection system on FPGA with embedded processor, we can solve the problem of performance and it has capability of intrusion detection in multigigabit network environment.en_US
dc.language.isoenen_US
dc.subjectELECTRONICS AND COMPUTER ENGINEERINGen_US
dc.subjectFPGAen_US
dc.subjectINTRUSION DETECTION SYSTEMen_US
dc.subjectNETWORK ENVIRONMENTen_US
dc.titleDESIGN AND IMPLEMENTATION OF INTRUSION DETECTION SYSTEM WITH FPGAen_US
dc.typeM.Tech Dessertationen_US
dc.accession.numberG13942en_US
Appears in Collections:MASTERS' THESES (E & C)

Files in This Item:
File Description SizeFormat 
ECDG13942.pdf4.71 MBAdobe PDFView/Open


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.