Please use this identifier to cite or link to this item: http://localhost:8081/xmlui/handle/123456789/11813
Title: DESIGN OF OP-AMP FOR ANALOG TO DIGITAL CONVERTERS
Authors: Bojedla, Naresh Babu
Keywords: ELECTRONICS AND COMPUTER ENGINEERING;OP-AMP;ANALOG TO DIGITAL CONVERTERS;POWER SUPPLY REJECTION RATIO
Issue Date: 2007
Abstract: A method has been developed for determining component values and transistor dimensions for CMOS operational amplifiers (op-amp). Design objectives and constraints are specified as functions of design variables. The various design variables that are widely used in operational amplifier parameters like Common mode rejection ratio (CMRR), open loop gain, slew rate, Power Supply Rejection Ratio (PSRR) are designed. This approach gives robust designs i.e. designs guaranteed to meet specifications for a variety ofprocess conditions and parameters. In operational amplifier circuit at moderate gain and frequency there is a good agreement between actual and ideal performance. As gain and /or frequency are increased certain op-amp limitations come into play that effect circuit performance. Calculation of these limitations can be done with proper understanding of internal structure and the processes used to fabricate the op-amp. Design of device parameters is done by considering specification of these limitations. Simulation study has been done using T-spice at .8um technology node. The theoretical calculations are in well agreement with the simulated output.
URI: http://hdl.handle.net/123456789/11813
Other Identifiers: M.Tech
Research Supervisor/ Guide: Saxena, A. K.
metadata.dc.type: M.Tech Dessertation
Appears in Collections:MASTERS' DISSERTATIONS (E & C)

Files in This Item:
File Description SizeFormat 
ECDG13664.pdf2.17 MBAdobe PDFView/Open


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.