Search
Add filters:
Use filters to refine the search results.
Results 1-1 of 1 (Search time: 0.005 seconds).
- previous
- 1
- next
Item hits:
| Issue Date | Title | Author(s) | Research Supervisor/ Guide | Type |
|---|---|---|---|---|
| 2007 | FPGA IMPLEMENTATION OF MEMORY-SPEED OPTIMIZED ARCHITECTURE OF 2-D DWT FOR IMAGE COMPRESSION APPLICATIONS | Bansal, Sudhakar | Saxena, A. K. | M.Tech Dessertation |