1. Shodhbhagirathi @ IITR

Search


Current filters:

Start a new search
Add filters:

Use filters to refine the search results.

 | 
Results 1-10 of 15 (Search time: 0.006 seconds).
Item hits:
Issue DateTitleAuthor(s)Research Supervisor/ Guide Type
2007DESIGN OF 1.25 GHz, DUAL SUPPLY, 64-BIT ALU USING MONOTONIC STATIC CMOS LOGICTiwari, VivekSaxena, A. K.; Dasgupta, S.M.Tech Dessertation
2008DESIGN OF SWITCHED CAPACITOR BASED LOW PASS SIGMA DELTA MODULATORPatluri, BinduSaxena, A. K.; Dasgupta, S.M.Tech Dessertation
2008HARDWARE EFFICIENT DESIGN OF PARALLEL FIR FILTERS AND ITS APPLICATION TO 2D DWTKellampalli, SureshDasgupta, S.M.Tech Dessertation
2009A COMPARATIVE STUDY OF 61, 8T AND 9T DECANANO SRAM CELLathe, ParidhiDasgupta, S.M.Tech Dessertation
2009MODELLING OF CROSSTALK NOISE IN LOCAL INTERCONNECTSChoudhury, TapasDasgupta, S.M.Tech Dessertation
2009DESIGN AND SIMULATION OF CMOS BASED 16-BIT MICROPIPELINED ASYNCHRONOUS ANALOG TO DIGITAL CONVERTER (AADC) FOR LOW POWER APPLICATIONSBh, Maruthi ChandrasekharDasgupta, S.M.Tech Dessertation
2008CPAL BASED DESIGN OF ARITHMETIC AND LOGIC CIRCUITSReddy, A. RajasekharaDasgupta, S.M.Tech Dessertation
2008DESIGN OF LOW LEAKAGE HIGH PERFORMANCE MGDG BASED SRAM at 32nm TECHNOLOGY NODEKumar K., Venkata KomalJoshi, R. C.; Dasgupta, S.M.Tech Dessertation
2009SINGLE EVENT UPSET TOLERANT D-FLIP FLOP DESIGN IN 90nm PDSOI TECHNOLOGYPuvvala, Eswara KumarDasgupta, S.M.Tech Dessertation
2008DESIGN OF DIGITAL CIRCUITS USING DTGAL, CPAL AND ACPL FOR LOW POWER APPLICATIONSSudhaeshan, Y. K.Dasgupta, S.M.Tech Dessertation

Discover