Skip navigation
Home
Browse
Communities
& Collections
Browse Items by:
Issue Date
Author
Title
Subject
Research Supervisor/ Guide
Help
Sign on to:
My DSpace
Receive email
updates
Edit Profile
Shodhbhagirathi @ IITR
Search
Search:
All of DSpace
ELECTRONICS AND COMMUNICATION ENGINEERING (FORMERLY ELECTRONICS & COMPUTER ENGINEERING)
MASTERS' THESES (E & C)
for
Current filters:
Title
Author
Subject
Date Issued
Research Supervisor/ Guide
Has File(s)
???jsp.search.filter.original_bundle_filenames???
???jsp.search.filter.original_bundle_descriptions???
Equals
Contains
ID
Not Equals
Not Contains
Not ID
Title
Author
Subject
Date Issued
Research Supervisor/ Guide
Has File(s)
???jsp.search.filter.original_bundle_filenames???
???jsp.search.filter.original_bundle_descriptions???
Equals
Contains
ID
Not Equals
Not Contains
Not ID
Title
Author
Subject
Date Issued
Research Supervisor/ Guide
Has File(s)
???jsp.search.filter.original_bundle_filenames???
???jsp.search.filter.original_bundle_descriptions???
Equals
Contains
ID
Not Equals
Not Contains
Not ID
Start a new search
Add filters:
Use filters to refine the search results.
Title
Author
Subject
Date Issued
Research Supervisor/ Guide
Has File(s)
???jsp.search.filter.original_bundle_filenames???
???jsp.search.filter.original_bundle_descriptions???
Equals
Contains
ID
Not Equals
Not Contains
Not ID
Results 21-30 of 51 (Search time: 0.012 seconds).
previous
1
2
3
4
5
6
next
Item hits:
Issue Date
Title
Author(s)
Research Supervisor/ Guide
Type
2008
OLSR EASED INTERVAL ADAPTIVE ROUTING WITH EFFICIENT MPR's TO MINIMIZE CONTROL OVERHEAD
Golla, Anil Kumar
Sarje, A. K.
M.Tech Dessertation
2008
PRIVACY PRESERVING ASSOCIATION RULE MINING ON VERTICALLY PARTITIONED DATABASE
-
Toshniwal, Durga
M.Tech Dessertation
2008
DESIGN AND IMPLEMENTATION OF INTRUSION DETECTION SYSTEM WITH FPGA
Kumar, Arun
Joshi, R. C.
M.Tech Dessertation
2008
DESIGN AND SIMULATION OF CMOS BASED DELAY LOCKED LOOP FOR MULTIPHASE CLOCK GENERATION AND ITS APPLICATION AS A PROGRAMMABLE CLOCK MULTIPLIER
Gupta, Abhay
Saxena, A. K.
M.Tech Dessertation
2008
CONTROLLED GIRTH, STRUCTURED LDPC CODES
Bhardwaj, Vinay
Pathak, Nagendra P.; Kumar, Arun
M.Tech Dessertation
2008
FPGA BASED "PARALLEL IMPLEMENTATION OF DWT FOR IMAGE COMPRESSION
Kumar, K. Prashanth
Joshi, R. C.; Saxena, A. K.
M.Tech Dessertation
2008
INTER PROTOCOL SWITCHING FOR EFFICIENT BROADCASTING IN MANET's
Chandu, Drona Pratap
Singh, Kuldip
M.Tech Dessertation
2008
PEAK-TO-AVERAGE POWER RATIO REDUCTION IN OFDM SYSTEMS
Javvaji, Naresh Kumar
Kumar, Arun
M.Tech Dessertation
2008
PERFORMANCE IMPROVEMENT OF PARALLEL PATTERN MATCHING ALGORITHM USING CEO. -BROADBAND ENGINE
Chowdhury, Rajarshi
Mittal, Ankush; Niyogi, Rajdeep
M.Tech Dessertation
2008
DESIGN OF DIGITAL CIRCUITS USING DTGAL, CPAL AND ACPL FOR LOW POWER APPLICATIONS
Sudhaeshan, Y. K.
Dasgupta, S.
M.Tech Dessertation
Discover
Author
1
Avinash, Prakhya
1
Bansal, Nidhi
1
Bhardwaj, Vinay
1
Bhasin, Surbhi
1
Chandra, M. Sarath
1
Chandra, Rohit
1
Chandu, Drona Pratap
1
Chowdhury, Rajarshi
1
D. J., Srinivas
1
Das, Suman
.
next >
Subject
3
ELECTRONICS AND COMPUTER ENGINEER...
2
CPAL
2
DENIAL OF SERVICE ATTACKS
2
FPGA
2
MICROWAVE
2
NETWORK SECURITY
2
NETWORK WANDWIDTH
2
OFDM SYSTEMS
2
WIRELESS SENSOR NETWORK
1
18ONM CMOS TECHNOLOGY
.
next >
Research Supervisor/ Guide
9
Joshi, R. C.
6
Dasgupta, S.
5
Sarje, A. K.
5
Saxena, A. K.
4
Mehra, D. K.
4
Mishra, Manoj
4
Mittal, Ankush
3
Kumar, Arun
3
Singh, Kuldip
2
Kartikeyan, M. V.
.
next >
Has File(s)
51
true