Please use this identifier to cite or link to this item: http://localhost:8081/xmlui/handle/123456789/11235
Full metadata record
DC FieldValueLanguage
dc.contributor.authorSharma, Sandeep-
dc.date.accessioned2014-11-26T07:10:03Z-
dc.date.available2014-11-26T07:10:03Z-
dc.date.issued1994-
dc.identifierM.Techen_US
dc.identifier.urihttp://hdl.handle.net/123456789/11235-
dc.guideDave, M. P.-
dc.description.abstractThe work presented in this dissertation deals with application of sparsity techniques to load flow studies. As the size of the system increases, it becomes increasingly difficult to accomodate the problem within the core memory of the computer. Row Wise packing has been used to store admittance and Jacobian matrix. The aim was to reduce the execution time. Thus this technique finds application for on-line studies. A full chapter is included in this work for sparsity techniques. Chapter-IV on parallel processing deals with implementation algorithm. A- test matrix has been taken to show the validity of algorithm. The various problems involved in the use of the parallel processor has been shown. Decoupled N-R method was used to carry out load flow solution. Due to the some reasons the same algorithm could not be used to solve power flow equations. This technique is fully sparse oriented. The coputational work has been carried out on "TATA ELXSI Power Series-3220" Computer System of the Roorkee University.en_US
dc.language.isoenen_US
dc.subjectELECTRICAL ENGINEERINGen_US
dc.subjectLOAD FLOW STUDIESen_US
dc.subjectPARALLEL PROCESSORSen_US
dc.subjectDECOUPLED N-R METHODen_US
dc.titleLOAD FLOW STUDIES USING PARALLEL PROCESSORSen_US
dc.typeM.Tech Dessertationen_US
dc.accession.number246500en_US
Appears in Collections:MASTERS' THESES (Electrical Engg)

Files in This Item:
File Description SizeFormat 
EED246500.pdf1.98 MBAdobe PDFView/Open


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.