PERFORMANCE EVALUATION OF 1860 BASED MESSAGE PASSING MULTICOMPUTER

Abstract

This dissertation work studies the performance of GM20[28J C-DAC'S (Centre for Development of Advanced Computing India), Proposed i860 based message passing MIMD (Multiple Instructions and Multiple Data) computer. Two general Parallel Numerical algorithms, LU Decomposition and Matix multiplication were implemented on a 64 node GM20 Architecture Simulator. Sequential algorithms of these two methods and QR factorizations were implementated on Scalar and Vector modes of i860 Processor. The performance and the Speedup between the single processor and 64 processors, and between scalar and vector modes of one Processor are presented.